

# 1974 FIELD SERVICE TECHNICAL MANUAL

CONFIDENTIAL

# digital

# 1974 FIELD SERVICE TECHNICAL MANUAL

1st Edition December 1974

#### Copyright © 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

#### CONFIDENTIAL

This manual is printed for the express use of Field Service Engineers employed by Digital Equipment, is proprietary in nature and is not to be used or disclosed outside of Digital Equipment Corporation.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC

PDP FOCAL

FLIP CHIP

DIGITAL COMPUTER LAB

#### TABLE OF CONTENTS

	PAG
FIELD SERVICE TECH TIP PROCEDURE	1
CHAPTER 1 INTRODUCTION	1
CHAPTER 2 ORIGINATION, REVIEW, & APPROVAL	3
CHAPTER 3 TECH TIPS FORMS AND FORMAT	7
12 BIT AND CROSS PRODUCT LINE TECH TIPS	9



#### FIFID SERVICE TECH TIP PROCEDURE

## CHAPTER 1

#### 1.1 PURPOSE

The purpose of this procedure is to ensure that all field service technical manuals (tech tips) conform to one format with complete and accurate information. This procedure is divided into three chapters designed to generate, process, and implement tech tips with the workload being distributed at all levels of involvement.

#### 1.2 CRITERIA

Types of information to be included in a tech tip:

Nice to know information
Helpful troubleshooting techniques
Safety precautions
Possible problem areas and solution
Information not releasable to customers
Preliminary PM'S
Significant ECO errors
Unique product information
Pertinent vendor information



#### CHAPTER 2

ORIGINATION, REVIEW, AND APPROVAL

#### 2.1 ORIGINATOR

- Anyone in Field Service can generate a tech tip. Refer to Chapter 3 for Tech Tip Forms and Format.
- Field Tech Tips generated in the field will be submitted to the Regional Product Support Supervisor for review.
- In-House, Depot, & Product Support--Tech Tips generated at the corporate level will be sent to Product Support for review. CPL Tech Tips presently will be coordinated by 8 Product Support.

#### 2.2 REVIEW AND COORDINATION

 The review cycle for a Tech Tip will be as described in figure 1. The author should receive notification of approval or disapproval within 30 days of the date of submission. Complete cycle equals 60 days.




Figure 1. Tech Tip Reviewing Cycle

Page 3

- The Regional Product Support Supervisor will be the reviewing authority for Tech Tibs generated in the field. It will be his responsibility to:
  - a. Assign each Tech Tip to an individual familiar with the option for checking its authenticity and format.
  - b If disapproved notify the author in writing within 3 working days of date it was received.
  - c. If approved, forward the Tech Tip master to corporate product support within 3 working days. Tech Tips received from each region will be considered ready for publication although they will still be reviewed at the corporate level.
- At the corporate level there will be assigned a Tech Tip Coordinator for the 12, 16, 18, or 36 bit processors. He or she will be responsible:
  - a. To assign the Tech Tip to the product support representative most familiar with the option for review.
  - To maintain a suspense file when the review on each Tech Tip is to be completed. (3 days after receipt).
  - c. To notify the author and each region when a Tech Tip has been approved or disapproved within 30 days of the date originated. Approvals will be a copy of the Tech Tip marked "PRELIMINARY".
  - d. To assign approved Tech Tips a sequencial number and arrange the Tech Tips in an economical production MASTER to be published. Blank Text Headers can be obtained for this purpose on DEC FORM 12-(74N)-1191-N374. Specify "Crack and Peel" in paper block on printing requisition.
  - e. To see to it that the Tech Tip is published.
  - f. To maintain a log of each Tech Tip by job number to know where that Tech Tip is at all times.
- 4. CPL Tech Tibs presently will be coordinated by 8 Product Support. Upon receipt of a CPL Tech Tip, the 12 bit Tech Tip Coordinator will distribute a copy to each Product Market Support Manager (or their Tech Tip Representative) who is concerned with that option. It will in turn be their responsibility to have one of their personnel review the Tech Tip as pertaining to their group and return the copy to the 12 Bit Coordinator by the Suspense date of 3 days. Notification by telephone will be sufficient for approval; if no reply is received by the

suspense date the Tech Tip Coordinator will initiate action to obtain approval or disapproval. CPL Tech Tips will then be assigned a number by the 12 Bit Coordinator when all copies have been returned approved. Notification will then be provided to the author and the Tech Tip sent to publication. A simple "N/A" will indicate not applicable to that Family. Any disapprovals will be accompanied by the reason.

#### 2.3 CORPOPATE APPROVAL

The Corporate Product Support Engineer to whom the Tech Tip is assigned for review will be responsible to:

- Ensure that the Tech Tip meets the criteria as established by this procedure.
- Ensure that no other Tech Tip exists which contains similar information.
- Review the Tech Tio for Technical Accuracy and thoroughness of information.
- If approved, type name & date in space provided and forward the Tech Tip Master to the respective 12,16,18, or 36 bit Tech Tip Coordinator.
- If disapproved, notify the author, corporate tech tip coordinator and if submitted from the field, the regional support supervisor, in writing, the reason (s) for disapproval.
- Review the effect any part, or kit called out in a Tech Tip will have on Logistics, which includes:
  - a. Ensuring that the part is orderable by that part number and appears on the mini-parts List.
  - b. Notifying the principal field service engineer responsible for the Recommended Spares Level on that option.
  - c. Reviewing the population report to estimate the initial requests for that part from the field and submit that estimate to Logistics - Inventory Control. He may in turn prepare a forecast for that part and avoid unnecessary Pl's.
  - d. Notifying the Technical Documentation-IPB department to ensure any change in maintenance philosophy, non field repairable items (NFR) or kit is reflected in the IPB.
  - Notifying the Tech Tip Coordinator when the above actions have been completed prior to publication of the Tech Tip.

FIGURE 2. FIELD SERVICE TECHNICAL MANUAL FRONT PAGE 84" X 11"

FIGURE 3. FIELD SERVICE TECHNICAL MANUAL CONTINUATION SHEET 8½" X 11"

## CHAPTER 3 GENERATING TECH TIPS

#### 3.1 TECH TIP FORMS

- Tech tips will initially be typed on Form No. DEC 12-(74N)-1189-N374. (see figure 2) All odd pages in the tech tip manual will also be typed on this form.
- All continuation sheets will initially use Form No. DEC 12-(74N)-1190-M374. (see figure 3) All even pages in the tech tip manual will also be typed on this form.
- Forms can be ordered on a printing requisition DEC 5-(550)-1023C-R672) through: DIGITAL EQUIP. CORP. OFFICE-SERVICES - FORMS CONTROL, MAYNARD, MASS. A minimum of 500 copies will be accepted.
- The following pages explain the page header (blocks 1 and 2), text header (blocks 3 - 10) and Publication Block and CPL area (block 11 - 14), (see figure 2).
- Explanation of Blocks in figure 2 and 3 and individual responsible to fill in that block.
  - 1. The boxes in this area define the distribution of the respective pages to those persons who are holders of that respective manual; i.e., if 12 bit were checked the tech tip would be distributed to 12 bit tech tip manual holders; if 12 bit and 16 bit were checked, the page would be distributed to 12 and 16 bit manual holders. This area will be filled in by the TECH TIP COORDINATOR.
  - 2. This block will contain a designator that corresponds as closely to Digital's Option Designation List as possible. Occasionally, it will be necessary to use module numbers or system types, etc. All information on a specific page will pertain to the option or device indicated in this block. This area is filled by the author.
  - This block is an explicit, comprehensive title. This area is filled by the author.
  - The number in this box designates the sequential entry of text pertaining to the device. This area is filled by the <u>Tech Tip Coordinator</u>.
  - This blank is used to designate the processor type the tech tip relates to; i.e. all 8's; 11/05; 10. This blank is filled by the <u>author</u> or anyone in the reviewing cycle.

- 5. This blank is used to designate the processor type the tech tip relates to; i.e. all 8's; 11/05; 10. This blank is filled by the <u>author</u> or anyone in the reviewing cycle.
- This blank gives the authors name and cost center. This is filled in by the author.
- This block gives the revision level of the entry.
   This block is filled by the Tech Tip Coordinator.
- The reviewing Product Support Engineer fills this slot. This block is filled by the <u>Product Support Engineer</u>.
- The date of approval is inserted here by the <u>Reviewing</u> <u>Engineer</u>.
- 10. This blank allows additional information to be expressed about a device and/or eliminate the need for duplicating information. The blank is filled as needed by <u>author</u> or anyone in the tech tip reviewing cycle.
- 11. CPL is typed in this area if the device is on a CPL device. This is typed by the <u>author</u> or anyone in the reviewing cycle.
- This page expresses the number of pages per designator not pages per manual. This is filled in by the <u>Tech Tip</u> Coordinator.
- 13. This block states the revision of the page. This block is filled by the Tech Tip Coordinator.
- 14. This is the date the page is issued to publication. This blank is filled by the Tech Tip Coordinator.

#### 3.2 FORMAT

- When a tech tip is generated to resolve a problem, the problem will be explained first, then the solution.
- 2. All information will be typed and in paragraph form.
- 3. Paragraph separation will be double spaced.
- All illustrations will be of production quality and drawn in black ink (ball point); use of straight edge, template, or compass is recommended.
- 5. Ensure that all information is complete but concise.

#### 3.3 SUSPENSE FILE

It is recommended that the author or the office/section/group keep a file of tech tips submitted for publication. This will make it easier to resubmit lost tech tips rather than rewriting them. Tech tips for which you have not received notification of approval or disapproval within 30 days should be resubmitted along with a cover letter stating that it is a resubmission.



## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit	ראן	16 Bit 🗌	18 Bit	36 Bit	

Title	WIRING ERRORS FOUN	D WHEN ADDING		Tech Tip Number 183/184-TT-1
All	Processor Applicability	Author	Rev 0	Cross Reference
^"	1 1 1 1 1 1	Approval H. L.	ong Date 09/1	4/72

Problem: Common wiring errors found when adding 183/184 to a

Many times after completing the installation of the extended memory to the Linc-8 it has been found that some problems still exist. Problems such as trying to run LAP-6 and even the St. Louis test in upper core have been adding many hours to the installation time. These problems have not actually been the fault of the 183/184 but of the PDP-8 processor there have been some common wiring errors in some of the older Linc-8's. These wiring errors apparently cannot be picked up by

Solution: This revision will list these wiring errors and also give general areas to keep in mind when such a problem develops.

Print	From	To	Delete A	<u>DD</u> ADD	
S-BS-Linc-8-0-P105	PC18F	PD19H	X	(p.62)	
D-BS-Linc-8-0-P105	PD18H	GND	X	(p.62)	
D-BS-Linc-8-0-P109	PC31J	PC31L	Х.	(p.65)	
D-BS-Linc-8-0-P109	PC31J	PC31L		X (p.65)	
D-BS-Linc-8-0-L18	LB01F	LH06L		х	
D-BS-Linc-8-0-L18	LB06N	LH18J		x	

There are wiring errors that have been found in the field so far. There may be others in the same runs or in different runs. It would be a good idea to keep an eye on the MB register and control page for other errors. This seems to be the area where most of the problems occur. Low MB-1 run has also been found to have errors in it.

/mt

Title Tech Tip  183/184 EXTENDED MEMORY INSTALLATION Number 183/184 TT#2						
All .	Processor Applicability	Author W. Freeman	Rev	Cross Reference		
8		Approval Da	ate 11/15/77			

_			,				
	STEP	ITEM	FROM	SIGNAL	TO	SIGNAL	
	add	cable	184 C/D 25		ME31	S.A. Ø-7	
	add	cable	184 C/D 26		MF31	S.A. 8-11	
	add	cable	184 C/D 27		ME33	S.F. 1-7	
	add	cable	184 C/D 28	BMA Ø-4	ME32	BMA Ø-4	
	add	cable	184 C/D 29		MF32	BMA 4-8	
	add	cable	184 C/D 30	BMA 9-11	MF33	BMA 9-11	
	add	cable	184 C/D 31	BMB Ø-5	ME35	BMB Ø-5	
	add	cable	184 C/D 32	BMB 6-11	MF35	BMB 6-11	
9	add	cable	MD35	Int. Ack./	PDØ2	Int. Ack./	
				MB→PC		MB→PC	
	delete	jumper	PDØ2U	Int. Inh.	PDØ3C	ground (red)	
	delete	jumper	MC19E	Mem. Start	MF36E	Mem. Start	
	add	jumper	MF36E	Mem. Start	MA32D	Mem. Start	
_	add	jumper	MA32F	Start Field Ø	MC19E	Mem. Start	
	delete	wire	MA32D	Mem. Start	MA32F	Start Field Ø	
	add	wire	MF1F	Rlll node	MF1V	Clamp load	
16	add	wire	EMC19E Start Field		Start Field in 184		
1	<b>i</b> !		(print 184-02 grid D1)		(print 184-02 grid D8)		
I	1				if field 1 - EMC/D27D		
1			1		if field 2 - EMC/D27E		
1	l i				if field 3 - EMC/D27H		
	[		l .		if field 4 - EMC/D27K		
l			!		if field 5 - EMC/D27M		
	1 1				if fie	ld 6 - EMC/D27P	
						ld 7 - EMC/D27S	
17	add	yellow	PDP8 Read/W	rite plus	Tab of	G802-184-C/DØ1	
1		wire	,			184-0-2-ref C6)	
18	add	D003	MF02U			(Cathode)	
			print 183-0	-3 grid B8		els another D003	
19.	delete	100 ohm		4 at PD2 and		183-0-3 grid Al	
1 1		resistor					
20	add	10 ohm			on eacl	h W024 at PD2	
		resistor			and MD35 - pins A and B		
21	add	6 bulbs			IF & D		

NOTE: It is not readily apparent from the prints that a signal, which is Word Count (1) and W.C. SET, is generated (print 8P-0-6, grid C5) to force field Ø for a 3 cycle break (print 183-0-3, grid D8)

<sup>\*</sup> Note print error-MD $\emptyset$ 2P (int. inhibit flip flop) is connected to

MD35U not MB35U, MD36U not MD36

digital	d i	g	١	t	а	
---------	-----	---	---	---	---	--

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit x 16 Bit 18 Bit 36 Bit

183/184 to 580

PROBLEM: Sachines with Extended Memory will not run with ECO #117 installed. This ECO adds a clamp load to Pin F of MFL emoving the clamp load seems

to cure the problems.

SOLUTION: Semoving the clamp load is not the proper solution.

The purpose of the clamp load is to improve the gate drive capability of MF1. The clamp therefore should stay.

enourd stay.

The real problem lies in the cable shich supplies B Set, Tetch and Defer to the 183 Control.

The W024 paddle boards at PF1, F36, PD2, and MD35 have 100 ohm resistors in series with Pins A & B. These resistors should be changed to 10 ohms.

Title	NO MB SHIFT WHEN	INSTALLING 189			
All	Processor Applicability	Author Bill Freeman	Rev ø	Cross Reference	
۱ " ۱	8	Approval W. Cummins	Date 12/05/73		

Problem: No. MBO Shift Enable Level when 189 is installed

without a 681.

Solution: The gate which generates MBO Shift Enable is located in the 681 data line interface logic. When a 189 is

in the 681 data line interface logic. When a 189 installed without a 681, then the following jumper

must be installed:

PE5R to PE5V PE5S to PE5U

Title 552 DECTAPE INSTRUCTION	552-TT#1			
All Processor Applicability	Author W. Freeman	Rev	ø	Cross Reference
5 8	Approval W.E.Cummins	Date 12/1:	1/73	

There are several errors in the timing set-up procedure in the 552 Dectape Instruction Manual: (Errors 1 through 4 will be found only in the Instruction Manual, the prints are correct.)

- On page 5-6, step b, the negative duration of the signal should be shown to be 140 Msec, not 35 Msec.
- Page 5-6, step c, the point to scope is 2214T, not 2L14P, also the negative duration of the signal should be shown to be 140Msec, not 35Msec.
- Page 5-6 step d, the negative duration of the signal should be shown to be 90 Msec, not 35Msec.
- 4) Page 5-7, step i, the point to scope is 2L08T, not 2L08P.
- 5) Both the manual (step k, page 5-7) and print BS-D-552-D-7 indicate incorrect signal duration: a duration of 3 Usec should have been specified. (21082)

Title		PE MAINTENANCE PACKAGE	Tech Tip Number 553 mm#0
All	Processor Applicability	Author W. Freeman Rev	g Cross Reference
L	5 8	Approval W.E.Cummins. Date 12.	/12/73

The timing routine in Maindec 831 will not run with a 183 extra memory control. When Mac Ext. 2 in the Mac Register is set, the program fails by wiping out the program. This is a program fault, not a hardware problem.

Title	580 MAG TAPE CONTROL	DELAYS I	N PDP-8	Tech T Numbe	ip r 580-TT-1
All	Processor Applicability	Author W.	Freeman		Cross Reference
8's		Approval W.	Cummins	Date 06/06/72	

Use with MAINDEC-827 (580 compiler). For the EOR delay write the tape at the correct density and check timing, then read the written portion for the read check. For the motion delays write a section of tape and check timing, then check read backward timing and finally, read forward timing.

Delay Function Program Operation Sync Look at Duration The following delays are shown on print BS-D-580-0-7 (sheet 3 of 3).

DI	200 BPI Clock	ST:100 WR: JM:1	Writing 200 BPI	-	1м7н	lll usec
D2	556 BPI Clock	ST:110 WR: JM:1	Writing 556 BPI	-	lm7H	40 usec

d i g i t a l 12 Bit 💢 16 Bit 🗍 18 Bit 🗍 36 B	it 552 to 680

Title	580 DELAY SET UP (Co	ntinued)	Tech Ti Numbe	ip · 580-TT- <b>1</b> r
All	Processor Applicability	Author W. Freeman	Rev 0	Cross Reference
1 1		Approval W. Cummins	Date 06/06/72	

The following delays are shown on print BS-D-580-0-7 (sheet 2 of 3).

Delay	Function	Program	Operation	Sync	Look at	Duration
D3	Write EOR 556 BPI	RE: ST:110 GO: WR:1 3000 JM:3	Write one word record 556 BPI	1M2K	lm6S	160 usec
D4	Read EOR 556 BPI	RE: ST:110 RD: 1 3000 JM:2	Read one word record 556 BPI	1N7K (2nd pulse)	1M6S	120 usec
D5	Write EOP. 200 BPI	RE: ST:100 GO: WR:1 3000 JM:3	Write one word record 200 BPI	1M2K	1M6S	444 usec
D6	Read EOR 200 BPI	RE: ST:100 RD:1 3000 JM:2	Read one word record 200 BPI	ln7K (2nd pulse)	1m6S	340 usec
D7*A	write from load point	GO: WR:1 3000 JM:2	write one word record from load point	lN16R (GO going t a one)	1M6V	120 msec
DB	Write from load point	RE: GO: WR:1 3000 JM:2	Write one word record	1N16R (GO going t a one)	1M6V	10.4 msec
D9	Read Forward Stop	RE: RD:1 3000 JM:1	Read one word record	1M6S	JW6A	3.2 msec
D10	Read revers	RB:1 3000 JM:	Read back- wards one word record	1M6S	1M6V	6.5 msec
D11*A	Read from load point	RD:1 3000 JM:	Read from load point	1M10F (10T 6704)	1M6V	90 msec
D12	Read Start and NOP	RE: RD:1 3000 JM:1	Read one word record	1M10F (10T 6704)	1M6V	4.3 msec

The following delay is shown on print BS-D-580-0-6 (sheet 2 of 2). 182W 15 usec, SKEW\*B SKEW Read a record RD: JM:

#### NOTES:

- No check timing from load point revind the tape in local, then ground 1837 and check write timing. For read timing, unground 1837, revind, reground and read the tape just written.
  8 For the skew delay write a length of tape and then read this portion of tape.

PAGE	13	PAGE REVISION	0	PUBLICATION DATE	Dec	74

Title	680/PDP8 MEMORY ALTERATIONS Number					
All	Processor Applicability	Author W. Freeman F	Rev	ø	Cross Reference	
		Approval W F C ummins Date	11.	/13/73		


Several incidents of intermittent PDP8/680 program alterations have been caused by multiple skips which occurred during the "TT SERVICE SUBROUTINES". The intermittent, but erroneous, skips were traced to the S603 in the processor at PB21 which generates COUNT PC ENABLE.

To demonstrate the problem, the following program may be run while varying the -15 volt margins on racks PB and PC.

Ø2ØØ / 64Ø2     TTI       Ø2Ø1 / ØØØØ     LSW       Ø2Ø2 / 74Ø2     CAW       Ø2Ø3 / JMP2ØØ     JMP to TTI	Ø2Ø4 / 74Ø2       Ø2Ø5 / 74Ø2       Ø2Ø6 / 74Ø2       Ø2Ø7 / 74Ø2       Ø2IØ / 74Ø2	HLT HLT HLT HLT
--	---	--------------------------

The instruction 6402 generates the required skips as well as the occasional extra skips. The contents of the LSW are normal for TTI but the contents of CAW (7402) and the halts in 0204 and 0205 are to demonstrate that the extra skips do occur. The jump 0200 is to make the routine repetitive until the extra skip does occur. To watch the extra skip pulses on the scope, connect a scope probe to PB21, pin T. Remove the halts from the program and substitute JMP 0200's. Vary the -15 volt processor wing margins on racks B and C.

If the 680 has an  ${\sf S603}$  which is causing the problem the following general wave shapes may be seen:



An engineering evaluation of this problem has resulted in the following formalized solution which will be incorporated in an ECO which will be released soon.

DELETE: PCØ4D to PB21T ADD: PCØ4D to PD22V PB21T to PD22V PB21T to PD22U PC28P to PC28P to PC28P to PC28P

a A	FIELD SERVICE TECHNICAL MANUAL		SERVICE TECHNICAL MANUAL		Lo	Option or Designator	
		12 Bit 🕟	16 Bit   18 Bit	36 Bit [2		680 to 708	
Title	w750 JIII	MPERS & RE	VISIONS		Tech T Numbe	F 680 TT#2	
All	Processor A		Author W. Freeman	n Rev	ø	Cross Reference	
			Approval W. E. Cummi	ins Date 11/1	13/73	W750 TT#1	
Title	681 JU	MPERS			Tech T Numbe		
	Processor A		Author	Rev	~	Cross Reference	

Title ERRORS WITH Maindec-#8-D72A					р r 680- <sub>ТТ#4</sub>
All	Processor Applicability	Author Bill Freeman	Rev	ø	Cross Reference
/	181	Approval W. Cummins	Date 12/0	5/73	

Date 11/13/73

681TT#1

PROBLEM: Encountering false errors with 680 DCS Data & Control
Test MainDEC -08-D72A when running program in a 685
and 683 configuration of a 680 system in the error
check mode.

Approval

SOLUTION: Eliminate error checking and scope each input and output for proper operation. The 683 can also be disconnected and the W750's in 685 jumpered input to output. This will allow checking of 685 with program in error check made. The false errors are from the program not taking into account delays of the relays switching.

Title	681 Jumpers		Tech T	
All	Processor Applicability	Author W. Freeman	Rev 0	Cross Reference
~"   8		Approval W. Cummins	Date 11/15/73	

Whenever a 681 Data Line Interface is installed without a 189 A/D option, verify/install the following:

PE15M (R603) to ground PE5 R (R123) to ground PE5 S (R123) to ground

Installation of these jumpers will eliminate the possibility of apprious MB Shift Enable levels or spurious Restart Sync pulses the superious restart sync pulses the superious restart sync pulses the superious restart sync pulses the superior sup

PAGE	15	PAGE REVISION 0	PUBLICATION DATE Dec	74

Title	689 DATA SET CABLE		Tech Tip 689-TT-1
All ,	Processor Applicability	Author Larry Lawlor Rev	Ø Cross Reference
8	81 10	Approval W. Cummins Date 7-3	1-72

RS232C E/A standards define pin 25 of the modem plug as unassigned The Bell 103E uses pin 25 to provide capabilites to the Data Communications equipment to control the busy status of the modem. In data set cable 7406139, used by the 689 pin 25 is tied to pin 4 (data terminal ready). This connection should be made by a violet wire between pin 25 of the modem plug and pin L on the W023 However, in some cables this connection is made by a jumper between pins 4 and 5 within the modem plug.

If the customer's modem uses pin 25 for some other purpose and it's necessary to break this connection, be on the look out for cables that are jumpered within the modem plug.

NOTE: This same cable is used in the DC10 (with the W023 cut off).

Title					Tech T Numbe	ip 689AG/TT-1
All	Processor Applicability	Author	Bill Cummins	Rev	0	Cross Reference
<u> </u>	81	Approval	Bill CumminsDate	07/3	1/72	

Any communication system which has a 689AG option is delivered with its data lines connected to line  $\emptyset$  up through line 32. In that configuration the 689AG diagnostics (maindess 81-D8CA and 81-D8DA) should run satisfactorily. However the customer may, at his own discretion, rearrange options such that the 689AG line  $\emptyset$  is not connected to line  $\emptyset$  of the communication system. When this happens the two diagnostics will not function at all. To make them function the data cables from the 689AG must temporarily be placed in the corresponding slots of the DCO8A ( $\emptyset$  to  $\emptyset$ , 1 to 1, etc.). The diagnostics may then be run; the cables must be reconnected in the customer's configuration after completion of these diagnostic procedures.

Title	708/708A POWER SUP	ip 708-TT-1		
All .	Processor Applicability	Author Ray Turcotte Rev	A	Cross Reference
L× L		Approval Frank Purcell Date	) 31/72	

Reference schematic diagrams and parts lists for the 708 and 708A power supplies. No information is listed with respect to resonating capacitor C17. The following information applies to C17 in both supplies.

Power Supply

Component Value

DEC Part No.

708 6 MFD 660 VAC 60 cycle 29-19376

708A 7 MFD 660 VAC 50 cycle 29-15902

Dec Part Numbers for the transformer Tl are:

<u> </u>	ower Supply	Vendor #	DEC #
Page 16	708	T57084	1602755
	708A	T57121	1602763

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
digital					724 to
anannan	12 Bit 🗶	16 Bit 😿	18 Bit 🗶	36 Bit 🔀	5409728

Title	50 CYCLE SYSTEM JUM	PERS			Tech Ti Number	
All	Processor Applicability	Author		Rev	0	Cross Reference
''''	12	Approval H.	Long Date	8/1	7/72	

All 50 cycle PDP12 systems shipped prior to October, 1971 do not have the proper taps selected on the main power transformer. Although the primary tap selection chart is correct, the secondary taps also have to be changed. If they are not, all of the output voltages will be low and may have up to \(\frac{1}{2}\) vac of ripple. This will cause erratic and unreliable operation, expecially if the input AC is low.

Reference print D-CS-724-0-1

Wire Color	То Тар	Move to Tape
BRN	7	14
BRN	6	15
ORN	5	16
BLU	4	17
YEL	3	18
YEL	2	19
RED	1	20

Title	860 Power Control Re	elay Welding Closed		Tech Tip Number	860-TT-1
All	Processor Applicability	Author Art Zins	Rev	0	Cross Reference
x		Approval Art Zins	Date 9/2	0/72	

The 860 power control used in the 11/45 and some option cabinets may have the problem of not being able to shut off AC power by turning off the switch. The reason is because it is possible to draw in rush current in excess of the relay spec. This is generally evident in heavily loaded systems and causes the contacts to weld closed.

A new vendor has been selected to provide a better relay. The ECO was written against the purchase spec only. Hence, the new relay has the same part number as the original (12-10903). These new relays are presently available in F. S. stock. Order these relays on an "as needed" basis - supply is limited.

The new relay is manufactured by Struthers-Dunn Inc. and is physically and electrically compatible with the older version.

Title	54-9728 P.S. REGULATOR	Tech Ti Number	p 54-9728-TT-1		
All	Processor Applicability	Author J. Blundell	Rev	ø	Cross Reference
<u> </u>	8M 8F	Approval F. Purcell Date	1/1	4/74	

The new (15") PDP8M/8F chassis requires longer leads on the 54-9728 thermostat than any other equipment using this board.

It is very possible therefore that regulator boards from the F.S. module repair depot will have "normal" length lead (i.e.5") that are too short to make it in the 8M.

There are three things you can do to avoid getting caught.

- Order a spare thermostat assembly (70-09452) and keep it with the swap kit.
- 2. Specify to the depot that you need long (approx.10") leads when you request the new regulator board.
- If you did not make with steps 1 and 2, then the 5" leads
  can be extended, since the terminating plug is the same on all
  boards.

Remember, unless requested to do otherwise the depot will always ship short leads.

Boards that have been broken in two, had corners cut off, or had etch damaged by levering components off with a screwdriver without unsoldering are not repairable and have to be scrapped. This reduces the depot float, and has resulted in delays in turnaround.

Please help the depot (and yourselves) by returning defect modules promptly and carefully.

(ALSO SEE POWER SUPPLY SECTION)

_	_	_	_	_	_	_
d	i	g	١	t	а	

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator
AD01

12 Bit 🔀   16 Bit 🔀   18 Bit 🗌   36 Bit 🗍				
	12 Bit 🛛	16 Bit 🔀	18 Bit 🗌	36 Bit 🔲

Title	AD01 MULTIPLEXER F.E	.T. Lea	kage	е			Tech Ti Numbe	
All	Processor Applicability	Author	R.	Adams		Rev	0	Cross Reference
اءاءا	1118	Approval	J.	Blundell	Date	12/	07/72	

The F.E.T. multiplexers that switch the analogue inputs to the ADOL will float in an undetermined state when power is not supplied to them.

This will result in cross-talk between the inputs and possibly even damage to the F.E.T.'s or the customers equipment in extreme cases.

There is no possibility of a field change to influence the F.E.T. characteristics, (extensive re-design would be necessary), so warn the customers who might be affected directly to keep the ADO1 power on when the system is in use.

Title	AD01 Source Impedar	P ADO1-TT-2		
All	Processor Applicability	Author A. Thompson	Rev 0	Cross Reference
	11/2	Approval G. Chaisson	Date 12/08/72	

When using an ADO1 A/D converter with more than one channel, the customer will experience bad readings when switching between channels if his source impedance is too high. Only the <u>first</u> readings on the newly selected channel will be in error.

This problem is inherent in A/D converters using the AD01 technique of multiplexing and sampling. It is caused by impedance and capacitance in the cables, wires and components slowing down the system charge time if the source impedance is too high. The error may be as high as 4 or 5 counts on the first conversion and varies with configuration, customer cable length, source impedance, etc.

There are two ways to circumvent this characteristic.

- 1. Keep source impedance down around 1,000 ohms (1Ka).
- If a high source impedance is a customer necessity, have his program select the new channel and/or gain and take two or more conversions, using only the last conversion. The last conversion will be accurate.

					_	_
d	i	g	١	t	а	L

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator ADO1A

Title	AD01A PC	WER SUPPLY F	ROBLEMS					Tech Ti Numbe	P ADOLA-TT-1
All	Processo	r Applicability	Author	G.	Chaisson		Rev	0	Cross Reference
8's			Approval	w.	Cummins	Date	07/	31/72	

18 Rit [

Problem: AD01A A/D converters that have AH04 and AH05

16 Bit 🗍

(Sample/Hold and Sign bit bipolar) options installed have been exhibiting a power supply problem. The problem is seen when more than three (3) Al24 modules (12 channels) are installed. The symptoms are that the positive 15 volt drops to 8 - 10 volts. This drop in the +15 volt line also causes the +5 to drop and the -15 likewise.

Cause:


The cause of this problem is the use of the Deltron P/N 12-03185-3 Power Supply, which during power up, becomes overloaded and due to its inherent characteristics cannot recover from the overload

condition.

12 Bit X

Correction: An ECO A708-0003 adds a 47 ufd cap, 20V 10% and a 

transistor to GND, AC.



of a Power Mate power supply P/N 12-03185-3.

NOTE: This is not a problem on ADO1-D used with PDP-11's.

Title	ADOLA INFORMATION -		ch Tip AD01A-TT-2 imber	
All	Processor Applicability	Author Adams/Goelz	Rev 0	Cross Reference
8's		Approval W. Cummins Date	07/31/	72

The following are corrections to the ADOL-A Calibration Procedures A-SP-AD01-A-06:

Section 4.2.1

Should read: connect the E.D.C. to the A405 input pin A1352 and A13S2 (ground).

Section 4.2.7

Should read; remove A220 module then restart program at 202; adjust the offset coarse pot (Figure 4.2) so that the AC switches from 1776-1777 or as close to

this state as possible.

Section 6.2

Add: Remove A220 module.

Line 16 should read:

Section 7

Line 2 should read: (slot A14). Connect the EDC between pins A14P2 and A13F2 (ground).

Line 13 should read: If gross errors are experienced in the last test, remove the A124 from B14.

If this test passes but the preceding does not, the problem is probably in the A124 (B14).

Title p	ADOLA - CAUTTON NOTES	3			ech Tip umber AD01A-TT-3
All .	Processor Applicability	Author	G. Ghaisson	Rev 0	Cross Reference
8's		Approval	W. Cummins	Date 07/31/7	72

The Maintenance Manual for the AD01-A analog to digital converter subsystem requires caution notes be added to the calibration procedure in the appendix. These caution notes are to prevent possible damage to equipment.

AD01-A Calibration Procedure, Section 3, Basic AD01-A, before Section 3.1 add note:

CAUTION: Turn off the AC power to the computer and remove the \*A405 and A220 modules. If they are not removed damage may result.

Before Section 3.3 Range Adjustment,

CAUTION: Make certain the \*A405 and A220 modules have been removed before setting the EDC voltage to -9.9853 volts.

				_	_	_
d	١	g	Ī	t	а	

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit

Option or Designator AD01A to ADOS-B

Title	AD01A - CAUTION NOTE	S (Continued)	Tech Ti Number	
All	Processor Applicability	Author G. Chaisson	Rev 0	Cross Reference
8's		Approval W. Cummins	Date 07/31/72	

18 Bit

36 Bit -

Before Section 4 Adjustment of the A405.

12 Bit 🔽

NOTE: At this time turn AC power off and replace the A405 in slot AB13. The A220 should remain out at this time.

\*A405 is the Sample and Hold module which is optional in this unit.

Title	AD01A - INITIAL CON	VERSION IN ACCURACY	Tech Ti Numbe	P AD01A-TT-4
All	Processor Applicability	Author G. Chaisson	Rev 0	Cross Reference
	8 81 8L 8E 11	Approval W. Cummins	Date 07/31/72	

Problem - recently two ADO1's have exhibited a peculiar problem when attempting to take conversions and change either gain and/or channel.

The symptoms appear as a non-stable input causing conversion readings to start at an incorrect value. Successive conversions approach a value near what it should be when only one channel is used. Use of more than one channel will disguise these symptoms into hash that may appear meaningless.

Solution - this problem can be observed on a scope at the output of the A220\* switch gain amplifier A14 pin V2.

The output waveform should be a very distinctive step (either positive or negative, depending on input) of less than 1 usec rise time as the gain is changed or a different input channel is selected.

Good Wave Form:

Bad Wave Form:

X = values actually converted

Solution - this problem is totally corrected by replacing the Al24\* used for switching the gain in Bl4.

\* AD01-D A220 Location A16 A124 Location B16

> PAGE 23 PAGE REVISION PUBLICATION DATE July 1972

Title TEST ROUTINE FOR AD08-B MULTIPLEXER Tech Tip Number AD08-B-T1							
All	Processor Applicability	Author	G.	Chaisson	Rev	0	Cross Reference
$\sqcup \bot$	8 81	Approval	w.	Cummins	Date 07/3	1/72	

The ADØ8-B maintenance manual, and other sources, suggest short maintenance programs which are incorrect and give indications of problems which do not actually exist.

The following program does work and can be used for most maintenance purposes.

**	20/7604 21/6542	Load Channel from SR Select Channel and Convert
	22/6531	Skip on A/D Done
	23/5022	Not done
	24/6534	Read A/D Buffer
	25/7200	Clear AC
	26/6532	A/D Convert
	27/6531	Skip on A/D Done
	30/5027	Not done
	31/6534	Read A/D Buffer
	32/2100	Stall Loop
	33/5032	JMP1
	34/5020	JMP and do again

\*\* The IOT 6542 (ADSC) must be followed by an IOT 6531 (ADSF) before attempting to select another channel (6542) or before an A/D convert (6532) can be issued.

George Chaisson

June 1970

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🗶	16 Bit 📗	18 Bit 🗌	36 Bit 🗌	AD12

Title	FAST SAMPLE DISABLE/	ENABLE	Tech Ti Number	
All	Processor Applicability	Author	Rev 0	Cross Reference
/···	12	Approval H. Long	Date 08/17/72	

This will not work in a PDP-12 without a KW12 clock. ECO EM12-00009 was generated to rectify this malfunction.

The last section of ECO EM12-00009 is a jumper card (W023) to ground the signal "CLR Mode gg (1) H.

If this ECO is not installed, for unknown reasons, a jumper between C36T2 and C35C2 will suffice. Therefore, if a KWl2 is later installed, the removal of the jumper is necessary.

/mt

\* \* \* \*

Title	ALTERNATE ADI2 ADJUSTME	Tech Ti Numbe				
-	Processor Applicability	Author	Bob Johnson	Rev	0	Cross Reference
AH	12	Approval	G. Sirois	Date 2/	12/74	

Problem: ADI2 adjustment procedure specified in A-SP-ADI2-C-1 and PDP-12 Maintenance Manual Vol. II (Paragraph 3.8.7, pages 3-2) linearly calibrates the ADI2 input range for ± .987 volts full scale. Specifications call for ± 1 volt which is 13 mv. greater than the procedure achieves.

Solution: If absolute range of  $\pm 1$  volt is required by customer, recalibrate with this procedure. It has the benefit of a more accurate calibration. Calibration occurs at state switching points instead of in the middle of a state.

NOTE: This procedure required only if absolute AD12 accuracy is necessary for customer's application. Both procedures are linear and the difference between the two would be of significance only to those users who require an absolute value of measurement based on the specified ± 1 volt scale. Most laboratory applications use external standards in which range and linearity are a factor, but not absolute value. In research or other applications where absolute value is of interest, the user should be aware of these facts:

- This alternate procedure could make it difficult to correlate old data with new data acquired after adjustment with this procedure, if absolute voltages are being read or if the software is not easily recalibrated.
- There will be NO significant effect on applications that use any reference or standard to self calibrate, e.g. Clinilab 12s.

Title	ALTER	NATE .	AD12 ADJUSTN	ENT PROCEDURE	Tech Ti Numbe	
All	Pro	cessor	Applicability	Author R. Johnson	Rev o	Cross Reference
	12		1 1 1	Approval G. Sirois	Date 2/12/74	

#### EQUIPMENT NEEDED

Precision DC mv. standard, EDC Model MV-1005 or equivalent and shielded pair input cable with 3 conductor phone plug.

#### PROCEDURE

- Load the A/D test as outlined in steps 1 through 9 of the setup procedure 1. paragraph 3.8.5.
- 2. Allow five minutes warm up time.
- Connect cable from standard voltage source terminals to channel 10 input. 3.
- Set voltage source to zero. (Polarity switch to 0).
- 5. Monitoring channel 10, adjust the right OFFSET potentiometer. module A214, slot E30, for an equal switching between +000 and -000. Turning the trimpot (Shown in figure 3-21) CCW increases the number.
- 6. Set voltage source to +0.99805 volts. (Polarity switch to +).
- 7. Adjust the GAIN potentiometer for an equal switching between +777 and
- 8. GAIN and OFFSET may interact making it necessary to repeat steps 4 thru 7.
- 9. Set voltage source to -0.99707. Reading should be -776.
- 10. Set voltage source to -0.99902. Reading should be -777.
- 11. Repeat the above procedure for the remaining channels.

LOCATION	LEFT POTENTIOMETERS	RIGHT POTENTIOMETERS
E30	Channel 11	Channel 10
E31	Channel 13	Channel 12
E32	Channel 15	Channel 14
E33	Channel 17	Channel 16

- 12. For a detailed check of accuracy and linearity, a chart is given. The indicated differences (() need only be taken for one channel since the differential linearity is primarily a function of the ADC and is common to all channels.
- 13. Keep in mind, that OFFSET will change all voltages equally in a positive or negative direction and that GAIN will change the absolute value proportionately, page 26

d i g	it	а	
-------	----	---	--

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🗶 1

16 Bit 18 Bit

36 Bit

AD12 to ADMIN

Title	ALTERNATE AD12 ADJU	ip AD12-TT-2		
All	Processor Applicability	Author R. Johnson	Rev o	Cross Reference
~	12	Approval G. Sirois	Date 2/14/74	

DISPLAY		ANALOG	INPUT I	IMITS (VDC)		ACTUAL ANALOG INPUT	
SWITCH] POINT	LNG	MINIMUM		MUMIXAM		(VDC)	
/ +776	+777	+0.997	070	+0.999	023		
+775	+776	+0.995	117	+0.997	070		
+774	+775	+0.993	164	+0.995	117		
≺ <sub>+773</sub>	+774	+0.991	211	+0.993	164		
+770	+771	+0.985	352	+0.987	305		
+767	+770	+0.983	398	+0.985	352		
,+760	+761	+0.969	727	+0.971	680		
+757	+760	+0.967	773	+0.969	727		
, +740	+741	+0.938	477	+0.940	430		
+737	+740	+0.936	523	+0.938	477		
/ +700	+701	+0.875	977	+0.877	930		
+677	+700	+0.874	023	+0.875	977		
+600	+601	+0.750	977	+0.752	930		
+577	+600	+0.749	023	+0.750	977		
+400	+401	+0.500	977	+0.502	930		
+377	+400	+0.499	023	+0.500	977		
+000	+001	+0.000	977	+0.002	930		
-000	+000	-0.000	977	+0.000	977		
-377	-400	-0.499	023	-0.500	977		
-776	-777	-0.997	070	-0.999	023		

Indicates that the difference between these points shall be 0.000977V to 0.002930V

PAGE 27	PAGE REVISION	0	PUBLICATION DATE March	1974

Title	ALTERNATE AD12 ADJUSTMEN	p AD12-TT-2 to ADMIN		
AII .	Processor Applicability	Author R. Johnson	Rev <sub>o</sub>	Cross Reference
	12	Approval G. Sirois	Date 2/12/74	

affecting primarily the extreme positive and negative values.

14. One bit represents 1/512 volts or approximately 1.95 mv so the deviation which is the difference between the actual and desired voltages should be within + 1 mv to meet the specs of + 1/2 bit resolution.

Title	REPORTING CP/OPTION	Tech Ti Number	P Administration			
All	Processor Applicability	Author	Al Kimmel	Rev	0	Cross Reference
	81	Approval	B. Cummins Dat	te 07/3	1/72	

Field Service Reports are filed, in Maynard, by System Serial Number. Field Service personnel are requested to assist us in maintaining accurate filesby accurately reporting identification numbers.

There are two (2) labels associated with the 8/I CP. One indicates the LOGIC SERIAL NUMBER:

Digital Equipment	LOGIC I
Corporation	1234
Maynard, Mass.	1

or

Digital Equipment	M26
Corporation	L1234
Maynard, Mass.	1 }

The other indicates the SYSTEM SERIAL NUMBER:

1	Digital Equipment Corporation	M26 5678	This number should be reported on the
ł	Maynard, Mass.		FIELD SERVICE REPORT

The 26 indicates the PDP-8/I product line charge number.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator AFC
	12 Bit 🗵	16 Bit 🗌	18 Bit 📋	36 Bit 🗌	

Title	AFC DIAGNOSTIC				Tech Ti Number	P AFC-TT-1
All	Processor Applicability	Author	L. Goelz	Rev	0	Cross Reference
8's		Approval	G. Chaisson	Date 07,	/27/72	

AFC diagnostic does not recognize ASR35/KSR35 or LA30 altmode codes.

When using the AFC-8 diagnostic MAINDEC-08-D6VA on a system that has an ASR35 or KSR35, it is necessary to change a location in the program. This is necessary since the code for the ALTMODE key is different on the 35 (376) than the 33 (375). The change is

Location: 6404 - change from 7403 to 7402

When using an LA30 make the following change (altmode code = 233):

Location: 6404 - change from 7403 to 7545

Title	AFC-8 TIMING ADJUSTM	Tech Ti Number					
All	Processor Applicability	Author	Α.	Thompson	Rev	0	Cross Reference
8's		Approval	G.	Chaisson [	Date 12	/08/72	

The AFC-8 Diagnostic write-up (Maindec-08-D6VA-DL) contains a Timing Adjustment Procedure (paragraph 5.5.2.1). It presently calls for a 2 ms wide pulse from the M3Ø2 at AMØ4-FØ2T2 (lower pot).

This pulse being adjusted for only 2 ms will cause the AFC Readings to drift on high gain and will make calibration of the AFC difficult.

Change the procedure to read as follows:

Adjust lower potentiometer on M302 (located at AM04-F02) for a  $\frac{3\ ms}{}$  wide pulse.

This is a correction to the AFC-8 Diagnostic Write-up only. The AFC-8 Engineering Specifications calls out a 3 ms wide pulse.

Title	A219	PROGRAM	Tech Tip Number	AFC -TT-3					
All	Proc	essor Appli	cability	Author	Larry	Goelz	Rev	ø	Cross Reference
	8			Approva	Bill	Freeman Date	12/	05/73	

#### A219 Programmable Gain Amplifier

The input to this amplifier is fused with a 10 milli-amp fuse. If it becomes necessary to check the fuse for continuity, follow the steps below:

- 1. Get a high value resistor 10K or greater.
- 2. Place resistance scale to R x 1K.
- Put the resistor in series with the fuse then place the meter probes on the fuse and the resistor.
- If the fuse is good, a movement on the meter should be noticed.

If the fuse needs to be replaced, remove the defective fuse and replace it with a new fuse taking care NOT TO BEND THE FUSE LEADS at any time.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		AG01
AG01 12 Bit X 16 Bit 18 Bit 36 Bit To AM08		To AMO8

Title	AG01 or AG02 PRESTOR	Tech Ti Number		
All	Processor Applicability	Author G. Chaisson	Rev <sup>0</sup>	Cross Reference
~"	8 81 8L	Approval W. Cummins	Date 07/31/72	

Suggested PM service of Preston Amplifiers on contract:

The maintenance manual describes three tests for the Preston Amplifiers:

Gain Accuracy Linearity Common Mode Rejection

These tests should be made periodically (every 1500 hours of operation) as a part of the PM routine. In addition two other things can be done:

- A check of the chopper circuit with a scope, checking for noisey signals (noise 50 mw P-P) indicating necessity of replacing the chopper.
- On a customer requested basis and at a \$60 fix cost replacement of the chopper on a yearly periodic basis. (P/N DEC 29-18313)

These suggestions are an attempt to improve customer satisfaction with service of these units on contract.

Corrective maintenance is normally accomplished by returning the amplifiers to Preston for repair and recalibration.

Title											Tech Ti Number			
All Processor Applicability							ility		Author	G.	Chaisson	Rev	0	Cross Reference
L	8		81	8L			L		Approval	w.	Cummins	Date 07/3	1/72	AG01-TT-1

Title	AM08-AM03 TIMING	Tech Tip Number AM03-TT-1	
All	Processor Applicability	Author G. Chaisson Rev	0 Cross Reference
	81 9 15 12	Approval W. Cummins Date	

### Low Level Multiplexer

The All1 multiplexer relay modules have been found to bounce and interfere with reliable A/D conversions. This problem appears in two different types of operation. First, if a single channel is selected and reselected the problem can show up. Typically, what a programmer may do is select a channel and allow the channel selection to cause an A/D conversion from the AMMS. If another conversion is desired on the already selected channel, a reselection of that channel will cause the A/D conversion but will probably cause that relay to bounce and produce unreliable data. Second case would be if an attempt is made to select channels at a rate greater than 180 channels per second.

The problem stems from the fact that the relays used on the Alll module are specified such that the relay must be opened or closed for a minimum of 2.5 milliseconds. This plus AM08-AM03 timing yields a maximum of 180 selectable channels per second with the stipulation that no channel is reselected. (Reselection of the same channel operates the relay faster than specified.)

An ECO has been written for AMO8 timing. If a program cannot be changed, ECO \$9896, AMO8 could be accomplished to reduce the likelihood of unreliable A/D conversion results.

THE STATE OF THE S					Tech Tip Number	AM08-TT-1	
All .	Processor Applicability	Author	G.	Chaisson	Rev	0	Cross Reference
Ш	81 9 15 12	Approval	w.	Cummins Date	9 07,	/31/72	AM03-TT-1

# digital

## FIELD SERVICE TECHNICAL MANUAL

12 Bit 16 Bit 1 18 Bit

Option or Designator

Title PRESTION AMPLIFIER IDENTIFICATION  Tech Tip Number AMP-TT-1									
All	Processor Applicability	Author G. Chaisson	Rev Ø	Cross Reference					
x		Approval <sub>W. Cummins</sub>	Date 08/15/72						

DEC has sold a number of various models of Preston Amplifiers. In ordering replacements from logistics it is imperative to be specific with the following information:

MODEL: (Example; H8300, HR8300, HRC8300, WXB8300, etc)

Serial Number on the amplifier (3 letters and 3 digits)

All gain settings X1, X2, X5 .....

All band width settings - 10, 100, 1K, ....

Programmable gain control or not.

There are a few Preston Amplifiers that are special in that they have only one gain and one bandwidth. These must be identified as such to get the proper replacement.

digital	
---------	--

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator 80XA

Title 81-AX08 INCORRECT PRINTS Numb						ip <sub>f</sub> ax08-tt-1
All	Processor Applicability	Author	J.	Lacev	Rev 0	Cross Reference
^"	8 81	Approval	w.	Cummins	Date 07/31/72	

Problem: Logic Prints do not reflect the following:


How RCLK is cleared by the IOT CLRK.

12 Bit X 16 Bit 18 Bit

- How CLYK is cleared by the IOT CLXK. 2.
- The origin of the signal external. 3.

#### Answers: 1.

- The IOT RCLK is decoded as RCLK  $(\emptyset)$ , (refer to D-BS-AX08-0-1 sheet 1 at coordinates B 1/2. 6) at pin F of the R113 in slot A14. This signal collector clears the RCLK flip-flop at pin M of the R203 in slot C12 (D-BS-AX08-0-2 at coordinates D. 5).
- 2. The IOT CLXK is decoded as XTAL CLK(0), (D-BS-AX08-0-1 sheet 1 at coordinates B 1/2, 7) at pin K of the R113 in slot Al4. This signal collector clears the XTAL CLK flip-flop at pin F of the R203 in slot C12 (D-BS-AX08-0-2 at coordinates D, 2 1/2).
- Refer to D-BS-AX08-0-2 coordinates D, 6 and make the following additions.



Title	AXO8 - RANGE CAPACI	Tech T Numbe	ip r <i>AX08-TT-2</i>	
All .	Processor Applicability	Author R. Nunley	Rev o	Cross Reference
	8 81 8L	Approval W. Cummins	Date 07/31/72	

Some AXO8's have been shipped to the field with some of the range capacitors for the RC clock reversed. If any capacitors are reversed, there will be no output from the RC clock for that position of the range switch. The capacitors are electrolytic and all should have their positive ends connected to the top waffer of the range switch. This waffer may be identified by measuring continuity from the center tap (white wire) to terminal 3 of R4 (fine control below the range switch.

/mt

Title						Tech TipaX08-TT-3	
All	Processor Applicability	Author	Frank Purcell	Rev	ø	Cross Reference	
L	81	Approval	D. Dubay Date	07/	31/72		

It has been discovered that all AXO8's shipped prior to April 1969 have an error in the wiring of the X display register. The AXO8 diagnostic and the Lab-8 software package both run normally. Any customer program which is displaying a base line may have one or two points displayed at random above or below the base line.

The following wiring changes must be made:

Delete B21M to B21V Delete B17V to B16K Add B17V to B16J Add B18M to B16H

Markup the X and Y register print to show that on all X register R205's, the pulse inputs at Pin M are labeled "Load X1"; the pin V inputs should be labeled "Load X2". An ECO is being prepared and will be issued shortly.

# SUPPLEMENTAL ACTION TAKEN

ECO AXOS	013
MCN	
TECH TIP	
OBSOLETE	

digital	digital
---------	---------

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

2	Bit	K)	16	Bit	٢

1

18 Bit | 36 Bit [ BA14

					Tech Tip Number	BA14-TT-1	
All	Processor Appl	licability	Author	C. Gamage	Rev	0	Cross Reference
	14		Approval	G. Chaisson	Date		

The following options are used in the BA14 (Basic Accessory Box):

Option Description

BC14-A Cable BK022 Storage Card

BK272 Retentive Memory, Single, Mercury wetted BK274 Retentive Memory, Dual, Reed

BK302 Timer

Title	Documentation List						Tech Tip Number BA14-TT-2	
All .	Processor Applicability	Author	c.	Gamage		Rev	0	Cross Reference
Ш	14	Approval	G.	Chaisson	Date			

The following documentation, describing the technical characteristics of the BA14, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service personnel only.

### Designation

ECO/FCO Copies

### Description

K161 Schematic

BA14-Ø-Ø BA14-0-01 K161-0-1 K2Ø7-Ø-1 K135-Ø-1

K2Ø7 Schematic Kl35 Schematic Accessory Box Components and Uses PDP14 Engineering Note #8

Physical Layout print

Block Diagram print

All Field-coded ECOs and FCOs cited in the BAl4 DEC-ECO-LOG and the ECO/FCO list of

this BAl4 manual.

Title	ECO/FCO List			Tech Tip Number	BA14-TT-3
All .	Processor Applicability	Author C. Gamage	Rev	0	Cross Reference
	14	Approval G. Chaisson Date			

The following ECO/FCO listing is provided to insure that the ECO status of this equipment may be swiftly and accurately determined on site. Note that the "Indication of Accomplishment" column normally lists only a part of the total ECO; the ECO and FCO documents must be consulted if further information is needed.

ECO #	FCO #	Priority	Purpose	Accomplishment
BA14-ØØØØ1	None	Optional	Connects GNDs and +5V to form runs	Unit is serial #74 or higher, or a wire is installed from A02V to A03C.
BA14-99992	None	Optional		A wire is installed from A04R to B04R.

Indication of

		_		_	_	
					м	
	i la	П	t	а	88	
~	บษ	ш	ы	ш	Ш	

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator BB714

12 Bit	N	16 Bit	18 Bit	36 Bit	$\Box$

Title	DOCUMENTATION LIST				Tech Tip Number	BB714-TT-1
All	Processor Applicability	Author	C. Gamage	Rev	0	Cross Reference
	14	Approval	W. Cummins	Date		

The following documentation, describing the technical characteristics of the BB714, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service Personnel only.

DESIGNATION

Equipment

DESCRIPTION

714 Schematics

All 714 power supplies are provided with a schematic printed on the exposed faceplate, with the exception of the Elasco-Eastern unit. The Elasco-Eastern Schematic is provided in this tech manual.

PDP-14 User's Manual

Provides equipment description.

Title	ECO/FCO List			Tech Tip Number	BB714-TT-2
All	Processor Applicability	Author C. Gamage	Rev	0	Cross Reference
L	14	Approval G. Chaisson	Date		

The following ECO/FCO listing is provided to insure that the ECO status of this equipment may be swiftly and accurately determined on site. Note that the "Indication of Accomplishment" column normally lists only a part of the total ECO; the ECO and FCO documents must be consulted if further information is needed.

Priority

714 (Digital) None (PDP-14 Power Supply)	Any revision DEC 714 power supply is suitable for field use and may be recognized by the "Digital" Name printed on the side of the H frame in which the components are mounted.
714 (Armor) None (PDP-14 Power Supply)	Any Armor 714 power supply is suitable for field use and may be recognized by the name "Armor" printed on the side of the H fram in which the components are mounted.
714 (North Electric) (PDP-14P.S.)	NO North Electric 714 power supplies are considered suitable for field use in PDP-14s. They may be recognized by the "North Electric, Co." name printed on the side of the H frame in which the components are mounted (directly below the schematic).

Title ECO/FCO List (Continued)					Tech Ti Number	P BB714-TT-2
Ali	Processor Applicability	Author C.	Gamage	Rev	0	Cross Reference
L	14	Approval G.	Chaisson	Date		

Equipment	ECO	Prior	ity		
714 (Elasc Eastern) (P 14 P.S.)		requi	lasco-Ea red the tions de:	following	power supply changes under the
ECO Change	Priority	Units Affected	Purpose		Indications of Accomplishment
Change 1	Mandatory Except in cases where Change 2, below, was field installed,	Elasco- Eastern 714 Power Supplies shipped after 12/1/69. This is a manufactur installed change only		to rie	OHM resistor installed that of Q1 as shown in a 1-714-A.
Change 2	Mandatory In cases where the above change 1 was not installed by vendor.	Elasco- Eastern 714 power supplies shipped before 12/1/69. This is a field- installed change.	Filters line noise	in ser	OHM resistor installed ries with C3 as shown gure 1-714-B.
ECO	FCO	Priority	Pur	pose	Indication of Accomplishment
14-00050	14-cgg5g	Phase-in (to be implemented on an "as- fails" basi after June 30, 1972)	Imp	duct rovement	Power Supply is part number 1219989.

	_			_	
d i	_	A	Ŧ	2	ı
u i	У	u	ч	۹	Ц

## FIELD SERVICE TECHNICAL MANUAL

12 Bit 🗔 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍

Option or Designator BB714

Title	PARALLEL OPERATION	OF 714	POWER SUPPLIES	Tech Tip Number	BB714-TT-3
A11	Processor Applicability	Author	C. Gamage Rev	0	Cross Reference
All I	الللام	Approva	G. Chaisson Date		

The need for dual 714 power supply operation may be determined by adding the current drains of each load fed by the +5V source, and installing another 714 when the total reaches more than 7.0 amps (this an absolute high limit). See Table BB714-A.

TABLE BB714-A

UNIT	DC AMPS @ 5 VDC
14 Control Unit Memory, 1 K I Box O Box A Box S Module Computer Interface	2.50 0.50 0.05 0.60 0.60 0.10

Installation of a second 714 power supply requires the installation of the wires shown in Figure  $BB714-B_{\bullet}$ 





FIGURE BB714-B


	PAGE	43	PAGE REVISION	0	PUBLICATION DATE	July 1972
ı		4T				

Title	PARALLEL OPERATION C	F 714	POWER SUPPLIES	(CON'T)	Tech Ti Numbe	PBB714-TT-3
All .	Processor Applicability	Author	C. Gamage	Rev	0	Cross Reference
	14	Approva	G. Chaisson	Date		



ELASCO-EASTERN POWER SUPPLY WITH FACTORY-INSTALLED CHANGE

- FIGURE 1-714-A -



WITH FIELD-INSTALLED CHANGE

- Figure 1-714-B - DIGITAL EQUIPMENT CORPORATION

digital	FIELD SE	RVICE	TE
STRUCK	12 Bit X	16 Bit	ור

ELD SERVICE TECHNICAL MANUAL Option or Designator

18 Bit 36 Bit

BB714 to BC08H

Title	PARALLEL OPERATION O	F 714 POWER SUPPLIES	(Con't.	Tech Ti Numbe	PBB714-TT-3
All	Processor Applicability	Author C. Gamage	Rev	0	Cross Reference
۱ " ا	- 1   1   1   1	Approval G Chaisson	Date		

In cases where the jumper between terminal 7 and 7 is omitted, the result will leave one power supply operating at a high temperature (normal indications, but in this case the hot supply is carrying more than its share), and the other power supply operating at a low temperature. A power supply which does not appear hot to your touch is malfunctioning either due to improper terminal wiring or component breakdown. This cold power supply should be properly connected, or replaced if necessary.

Title	MISSING +5VDC Distri		Tech Ti Number	P BB714-TT-4	
All	Processor Applicability	Author C. Gamage	Rev	0	Cross Reference
~"	14	Approval G. Chaisson	Date		

Investigations prove that many dual power supply PDP-14 units prior to serial \$5044 have insufficient current-carrying capabilities between the power supplies and the PDP-14 wire wrap panel. This results in voltage drops of .2 VDC and higher, depending on power supply loading through the program sequence. Visual examination should reveal two size 18 red wires connected in the following manner;


Left-hand 714 Power Supply Terminal 1	to	C32A2
Left-hand 714 Power Supply Terminal 1	to	C25A2

If the above <u>two</u> wires are not installed, you should correct this production oversight by completing their installation.

Title	BC01V WIRING ERR	OR				Tech Tip Number	BC01-TT-1
All	Processor Applicability	Author	Bill	Freeman	Rev	0	Cross Reference
L	8E	Approval	W.E.	Cummins	Date 06/0	6/72	

Some BCO1V cables have made their way to the field which have the black wire that should be attached to pin VV on the Berg cable terminator connected to the unlabeled slot below pin VV. To correct this problem move the wire from the incorrect position to the proper one.

The BC01V cables can be used on KL8E/A-G, KL8FA-K, DP8EA.



Title		BE ENABLE BOX BAS-A or BAS-	B Number BC08H-TT-1
All .	Processor Applicability	Author J. Blundell Re	ev 0 Cross Reference
x		Approval F. Purcell Date 0	9/20/72

BC08H omnibus expander cables using a Rev. C M936 may fail to bring power low up to the processor from the expander box because the jumper from the cable to pin BV2 of the M936 is missing.

Check for this jumper on any systems using the BC08H cable, especially if you have power low problems.

/mt

12 Bit X

## FIELD SERVICE TECHNICAL MANUAL

18 Bit 😕 36 Bit 🔀

Option or Designator BC08J

Title	STRAIN RELEASE FOR	Tech T Numbe	ip BC08J-TT-1 r	
All	Processor Applicability	Author J. Blundell	Rev O	Cross Reference
x		Approval G. Chaisson Date	9-1-72	

PROBLEM:

40 conductor cable coming out of Berg connector in cable assemblies such as BCO8J, K, and L. Tends to


get damaged with excessive handling.

16 Bit 区

SOLUTION:

Berg make a cable clamp with four plastic fingers that lock into the unused pin holes at each end of the plug,

and two adhesive bars that grip the cable



DEC part number is 12-11166 for the complete assembly. Berg part numbers are 65-33100 and 65-332001. They may be ordered from the F.S stockroom under the DEC part number

PAGE 45 PAGE REVISION 0 PUBLICATION DATE October 1972

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		BC08M
	12 Bit 🛛 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍	to BC14A

Title	Title BC08M-OM CONNECTOR Tech Ti Number									ip BC08M TT-1	
All	Processor Applicability					oility	Author	Ralph Boehm	Rev	0	Cross Reference
	8E	i					Approval	W.E. Cummins	Date 07/3	31/72	

Some BC08M-OM over the top connectors have been manufactured with  $10~\mathrm{OHM}$  resistors on pins A2, B2, U1 and V2. The use of the connectors with the resistors can cause signal problems.

These resistors should be removed and jumpers installed.

/mt

Title	Documentation List				Tech Ti	BC14A-TT-1
All	Processor Applicability	Author C.	Gamage	Rev	0	Cross Reference
	14	Approval G.	Chaisson	Date		

The following documentation, describing the technical characteristics of the BCl4-A, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service personnel only.

Designation Description

BC14A-Ø-Ø Cable Assembly Print

B-CS-G782-Ø-1 G782 Connector Print

ECO Copies All Field-coded ECOs and FCOs cited in the BC14A DEC-ECO-LOG and the ECO/FCO

list of this BC14A Manual.

Title	ECO/FCO LIST		Teci Nun	h Tip nber BC14A-TT-2
All .	Processor Applicability	Author C. Gamage Rev	ø	Cross Reference
$\sqcup \bot$	14	Approval G. Chaisson Date		7

The following ECO/FCO listing is provided to insure that the ECO status of this equipment may be swiftly and accurately determined on site. Note that the "Indication of Accomplishment" column normally lists only a part of the total ECO; the ECO and FCO documents must be consulted if further information is needed.

ECO FCO Priority Purpose Indication of Accomplishment BC14A-Eliminates Cable is 20 conductor ribbon ggggr None Low +5V line (multi-colored). loss. G782-None MANDATORY Eliminates All diodes are D672. 00001 Note: Few effect of G782 Cards weak diodes needing this ECO still remain in Field use.

# COMPANY CONFIDENTIAL

PAGE 48	PAGE REVISION	0	PUBLICATION DATE	July 1972

digital	FIELD SERVICE TECHNICAL	MANUAL
a i a i i a i	12 Bit 16 Bit 18 Bit	36 Bit □

Option or Designator BC14C

Title	BC14C-10 USES AND	Tech Tip Number	BC14C-TT-1		
All	Processor Applicability	Author C. GAMAGE	Rev	0	Cross Reference
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1al	Approval W.E. CumminsDate	8-15	-72	

There have been no ECO's issued against the BC14C option. There have been no publications released describing the BC14C and/or its use.

The BC14C-10 test unit and its substitute, the handwired harness shown in Figure 3-1, are special purpose items. Their use is restricted to testing BX14DA and BY14DA options upon installation in conjunction with Maindec Test 14 and Test 14L; they must not be used after the I/O boxes are connected to their respected machineries or on any I/O boxes using DC I/O modules.


Input/Output tests are performed with Maindec Test 14 (Test 14L), and test unit BC14C-10 or its handwired substitute:

Designating a BY14DA box as half-S box during the interrogation portion of Maindec Test 14 (or Test 14L), will test the performance of an output box with the exception of the K614 modules. To satisfactorily test all of the hardware in (1) I-Box and (1) O-Box the connections shown in Figure 3-1 must be made to an output box assigned to PDP-14 mainframe slot C32 (PDP-14L slot E03) and to an input box assigned to PDP-14 mainframe slot A32 (PDP-14L slot CO4).

The BC14C-10 test unit provides the connections shown in Figure 3-1 by the use of a 17 (10) conductor ribbon and (2) connector assemblies. The BC14C-10 is mounted on the I/O boxes as shown in Figure 3-2.


Installation I/O testing is performed by connecting each I/O box (in turn) to its slot in the 14 or 14L, providing the test connections shown in Figure 3-1 or 3-2, and running Maindec Test 14 (or Test 14L) while declaring with a type-in that the system has (1) I-box and (1) O-box.

Title	BC14C-10 UGDG 330			
All	Processor Applicability	RESTRICTIONS (Continued)	Tech T Numbe	
	14	Author C. Gamage Re	. 0	Cross Reference
		G. Ghaisson Date Au	gust 18	



	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		BC14C to BK272
	12 Bit X   16 Bit   18 Bit   36 Bit	
		. I T'-

Title	BC14C-10 USES AND	RESTRICTIONS	(Continued)	Continued) Tech Tip Number BC14C-TT	
All	Processor Applicability	Author C.	Gamage	Rev <sub>0</sub>	Cross Reference
^"	.1	Approval G.	Chaisson Date	08.18.72	



I/O BOX TESTER - MOUNTED
Figure 5-2

Title	DOCUMENTATION LIST	!				Tech Ti Number	
All	Processor Applicability	Author	w.	Cummins	Res	' 0	Cross Reference
	14	Approval	G.	Chaisson	Date		

The following documentation, describing the technical characteristics of the BKO22, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service Personnel only.

Designation

Description

CS-K022-0-1

K022 Schematic

PDP-14 Engineering Note #8 Accessory Box Components and Uses

NOTE: This option consists of the K022 module only, and is normally used in the BA14 assembly.

Title	Documentation List	Documentation List					
All	Processor Applicability	Author	c.	Gamage	Rev	0	Cross Reference
	14	Approval	G.	Chaisson	Date		

The following documentation, describing the technical characteristics of the BK272, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service personnel only.

Designation

Description

B-CS-K272-0-1

K272 Schematic

PDP-14 Engineering Note #8 Accessory Box Components and Uses

PDP-14 User's Manual

Provides equipment description

NOTE: This option consists of the K272 module only, and is normally used

in the BAl4 assembly.

digital		FIELD SE	RVICE TE	0	Option or Designator BK274		
12 Bit 🕱			16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	to	
Title	Document	ation List				Tech Ti Numbe	
All Processor A		pplicability	Author C	. Gamage	Rev	0	Cross Reference
^" 1	1,1	1 1 1	Approval c	Chaisson	Date		

The following documentation, describing the technical characteristics of the BK274, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service personnel only.

Chaisson

Designation

Description

CS-K274-0-1

K274 Schematic

NOTE: This option consists of the K274 module only, and is normally used in the BA14 assembly.

Title	DOCUMENTATION LIST	Tech Tip Number	BK302-TT-1		
All	Processor Applicability	Author C. Gamage	Rev	0	Cross Reference
Α"	14	Approval G. Chaisson Da	te		

The following documentation, describing the Technical Characteristics of the BK302, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service Personnel only.

Designation

Description

B-CS-K302-0-1

K302 Schematic

PDP-14 Engineering Note #8 Accessory Box Components and Uses

PDP-14 User's Manual

Provides equipment description

NOTE: This option consists of the K302 module only, and is normally used in the BA14 assembly.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🙀	16 Bit 😱	18 Bit 🔍	36 Bit 🗌	BW406

Title	USING BW406 MODULE		Tech T Numbe	
All	Processor Applicability	Author L. Goelz	Rev	Cross Reference
	8 11 15	Approval G. Chaisson Da	te 2/1/74	W406-TT-1

This module is the latest signal conditioning module for the UDC 8, 11, 15. It has been released to ultimately replace the W400, W402, W403. In order to test the W406, the UDC tester is used just as the procedures state without any modifications.

The module appears to be identical to the W400. In order for the customer to have the capability that the W402, W403 provided, he must wire his screw terminals in a certain way. This information will be contained in the UDC manuals.

digital	FIELD SERVICE TECHNICAL	MANUAL	Option or Designator
	12 Bit X 16 Bit 18 Bit	36 Bit 🗌	BX14-DA
Title DO	TIMENITATION LICT	Te	ech Tip

Title DOCUMENTATION LIST Tech Tip Number BX14-DA-TT-1

All Processor Applicability Author L. Goelz Rev 0 Cross Reference

Approval G. Chaisson Date 09/20/72

The following is a list of documentation available for the BX14-DA.

 Designation
 Description

 UA-BX14-DA-0
 Unit Assembly Drawing

 BS-BX14-DA-1
 Block Schematic

 FL-BX14-DA-0
 Parts List

 CS-K136-0-1
 Circuit Schematic X136

 CS-K758-0-1
 Circuit Schematic X578

 Circuit Schematic X578
 Circuit Schematic X578

/mt

Titl	e ECO/FCO LIST						Tech Ti Number	
All	Processor Applicability	Author	L.	Goelz	F	Rev	0	Cross Reference
^"		Approval	G.	Chaisson	Date	09/	20/72	

EQUIPMENT	ECO CHANGE	PRIORITY	UNITS AFFECTED	PURPOSE	INDICATIONS OF ACCOMPLISHMENT
BX14-DA (Input Box)	BX14 DA-000 06	MANDA- <b>TO</b> RY	BX14DA S/N 377 & prior	Connects GNDS & +5V pins to form runs	Presence of wire from A04C to B01C in BX14.
	BX14DA -00007	Optional	See "k136"	Slows ckt response	Input box contains K136 in slot B02
K578 (AC Input Module)	K578- 00002	Optional umless input AC signals	A boards receiving signals less than	production costs & repair time	

Title							BX14-DA-TT-2
All	Processor	Applicability	Author	L. Goelz	Rev	0	Cross Reference
L	14		Approval	G. Chaissor	Date Sept	t. 20	

EQUIPMENT	ECO CHANGE	PRIORITY	UNITS AFFECTED	PURPOSE	INDICATIONS OF ACCOMPLISHMENT
K136 (Inverter)	None	Install- ation Optional	Controllers ers experienc ing "Fals Inputs" due to high mag- nitude short duration pulses which pass conto the sample return line while either in- puts bein tested.	Kl36 to pro- pro- hibit passage of high speed high magnitude pulses s	Input box contains K136 in slot B02. ECO BX14-DA 00007 completed.
		NOTE:			loped between the hot

These pulses are developed between the hot or common inputs and the input box chassis. Prior to installation of a Kl36, an attempt should be made to operate the system with a ground connection installed between the input box chassis and the machine chassis (lathe, etc.). This should be \$6 wire or heavier. Care should be taken on all installed grounds to insure metal-to-metal contact; use good solid lugs and star washers; avoid the use of split lock-washers as substitutes since they do not break through the paint layer until the securing machine screw is backed out. Do not replace a Kl36 with a Kl35 except in an emergency.

K161 (Decoder)	K161- 00001	MANDITORY	All etch Rev. A Kl61 boards	Provides referen- ce for Q7 & Q8	Board is etch Rev. "B" or higher, or R8 and R9 have been removed from Rev. A board.
	K161- 00001	Optional	Etch Rev. C K161 Modules	Defeats noise on address lines.	Module is etch Rev. D or higher.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
0191141	12 Bit 🐰 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	BX14-DD
Title DOCUME	ENTATION LIST	Fech Tip BX14-DD-TT-1

Title	DOCUMENTATION LI	ST					Tech Ti Numbe	
All	Processor Applicability	Author	L.	Goelz		Rev	0	Cross Reference
	14	Approval	G.	Chaisson	Date	9-21	-72	

The following is a list of documentation available for the BX14-DD

 DESIGNATION
 DESCRIPTION

 UA-BX14-DD-0
 Unit Assembly Drawing

 BS-BX14-DD-0
 Block Schematic

 PL-BX14-DD-0
 Parts List

 CS-K136-0-1
 Circuit Schematic K136

 CS-K136-0-1
 Circuit Schematic K161

 CS-K564-0-1
 Circuit Schematic K161

Title	ECO/FCO LIST		Tech Ti	p BX14-DD-TT-2
All	Processor Applicability	Author L. Goelz Rev	0,	Cross Reference
		Approval G. Chaisson Date 9-21	L-72	

ECO
Equipment Change
K136 None

(Inverter)

Priority Affected Purpose Install- Controllers Replace ation experineced K136 to optional "False prohibit Inputs" passage due to high of high magnitude speed short duration pulses which pass onto the

> sample return line while other inputs are being tested

Units

Indications of Accomplishment

Input box contains K136 in slot B02. ECO BX14-DA-00007 completed.

Note: The pulses are developed between the hot or common inputs and the input box chassis. Prior to installation of a K136, an attempt should be made to operate the system with a ground connection installed between the input box chassis and the machine chassis (lathe etc). This should be #6 wire or heavier. Care should be taken on all installed grounds to insure metalto-metal contact, use good solid lugs and star washers, avoid the use of split lock-washers as substitutes since they do not break through the paint layer until the securing machine screw is backed out. Do not replace a K136 with a K135 except in an emergency.

Ti	tle	EC	O/FC	) LIST							Tech Ti Numbe	BX14-DD
	.u	Proc	essor /	Applicabi	lity	Author	L.	Goelz		Rev	0	Cross Reference
1	<u> </u>	14			ı	Approval	G.	CHaisson	Date	9-21	-72	

K161 Optional Etch Rev 00002 K161 Mdls Defeats noise on address Module is etch revision D or higher

Title	INSTALLATION TESTS	OF DC I/O POYES	Tech Ti Numbe	
All	Processor Applicability	Author I. Goelz	Rev	Cross Reference
1~"		Approval	Date 8/1/73	

#### INSTALLATION TESTS OF DC I/O BOXES

DC I/O tests are performed with SIM-14 after confirming proper operation of the PDP-14 (or 14L) mainframe with MAINDEC TEST (or Test 14L). A voltage source providing +10 to +55 VDC (for I-Box Tests), or +10 to 250 VDC (for O-Box tests), is required, and is normally customer supplied.

NOTE: These tests must  $\underline{NOT}$  be performed on AC I/O boxes, or on any DC I/O boxes already connected to their respective machineries. The BC14C test unit must NOT be used in testing any DC I/O box.

#### DC I-Box Tests:

- 1) Load SIM-14 using Binary Loader.
- 2) Turn off power. Connect the I-Box cable, BC14A, to PDP-14 slot A32 (PDP-14L slot C04).
- 3) Connect the neutral (earth grounded) side of the +10 to +55 VDC power supply (provided by customer) to terminal 9 (GND) of each K564 input module (4 modules per box). See Figure 3-4. If the DCpower source provides +10 to +24 VDC, all K564 modules must have ground connected to terminal 9 only; if the DC power source provides +24 to +55 VDC, all K564 modules must have an additional jumper between terminals 9 and 10. If the DC power source exceeds +55 VDC, an external resistor must be installed in series with each input.
- 4) Turn power on. Load and start 2200.
- 5) Type "OM" and "RETURN" on the TTY.
- 6) Place the plus side of the power supply on the First input,  $X \emptyset$  See Figure 3-4.
- 7) Type "IXØ-377" and "RETURN" on the TTY. The program will then tell you every input that indicates "on" by typing:

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🔀 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

Title INSTALLATION TESTS OF DC I/O BOXES Tech Tip Number BX14-DD-TT-3

All Processor Applicability Author I Goelz Rev Approval G. Chaisson Date 8/1/73

000 1 (indicating input X000 is in the "1" state)

Only the input with the positive lead connected to it should indicate "on".

8) Remove the positive lead from the K564 terminal and repeat steps 6, 7, and 8, testing each of the 8 terminals on each K564 (Ø through 37 octal for this box). See Figure 3-4.

#### DC O-Box Tests:

- 1) Load SIM-14using Binary Loader.
- Turn off power. Connect the O-Box cable, BC14A, to PDP-14 slot C32 (PDP-14L slot E03).
- 3) Connect the positive side of the +10 to +250 VDC power supply to terminal 9 of each K657 module; see Figure 3-5 (note that the output voltage rating of the K657 module is greater than that of the K564 input module, therefore terminal 10 is not used). The maximum current output of each K657 terminal is 1 ampere; the K657 outputs are not fused in the module.
- Connect the neutral side (earth ground) of the +10 to +250 VDC power supply to terminals 2, 4, 6 and 8, of each K657 module; see Figure 3-5.
- 5) Turn on power.
- 6) Load and start 2200.
- 7) Type "OM" and "RETURN" on the teletype.
- Type "IYØ-377" and "RETURN". All outputs should be off, and tye TTY should type a single "Ø".
- 9) Type "YNØ-17" and "RETURN". The PDP-8 Family computer will halt; hit the continue switch on the computer 16 (decimal) times. The lights in the output box should come on in sequence. See Figure 3-5.
- Type "IYØ-377" and "RETURN" on the TTY. The program should type out, indicating that only outputs Ø-17 are "on".
- 11) Type "YFØ-17" and "RETURN" on the TTY. The computer will halt; hit the PDP-8 Family computer continue switch 16 (decimal) times. The lights should go out in sequence.

PAGE 61	PAGE REVISION	ø	PUBLICATION DATE	

Title	INSTALLATION TESTS	OF DC I/O BOXES		h Tip nber BX14-DD-TT-3
All .	Processor Applicability	Author L. Goelz	Rev d	Cross Reference
		Approval G Chaisson	Date 8/1/73	

- 12) Type "IYØ-377" and "RETURN" on the TTY. All outputs should be off, and SIM-14 should type out a single "Ø".
- 13) Repeat steps 2 through 12 for each DC O-Box to be tested.

NOTE: A DC output, when "on" provides a path for electron flow from earth ground, through the K657, through the load (relay coil, etc.), to the \* VDC source. See Figure 3-6. Therefore, when the output in question is connected to a load, and is turned "on", that output terminal will read nearly ground potential. This information is provided to expedite troubleshooting; no customer loads may be connected to the 0-Box while performing installation tests.



## FIELD SERVICE TECHNICAL MANUAL


**Option or Designator** 

12 Bit 🔯 16 Bit 18 Bit 36 Bit (

	Tech Tip	
	Number	B X 1 4 - D D - T T - 3
D		Cross Reference

BX14-DD


Title INSTALLATION TESTS OF DC I/O BOXES Processor Applicability Author Rev ΔII Approval Chaisson Date 8/1/73




INSTALLATION TEST CONNECTIONS DC I-BOX 3-4 ---- FIGURE

PAGE 63 PAGE REVISION PUBLICATION DATE

Title				Tech Tip Number	
All	INSTALLATION TESTS O Processor Applicability	Author L. Goelz	Rev	a	BX14-DD-TT-3 Cross Reference
		Approval G. Chaisson	Date 8/	1/73	



DC 0-BOX TEST CONNECTIONS



DC 0-BOX SWITCHING PRINCIPLE

digital	FIELD SE	RVICE TECHNICAL MANUAL	Option or Designator BX14-SA
	12 Bit 🛛	16 Bit   18 Bit   36 Bit	
Title DOCUMENT	ATION LIST		Tech Tip BX14-SA-TT-1 Number
All Processor A	pplicability	Author Larry Goelz Rev	0 Cross Reference
1 114	111	Approval G. Chaisson Date 9-2	0-72
BX14-SA.  DESIGNATION  UA-BX14-SA-		Unit	for the  IPTION  Assembly Drawing Schematics
BS-BX14-SA- PL-BX14-SA-		Parts	List
CS-K579-0-1			it Schematic K579 it Schematic K161
CS-K161-0-1 CS-K136-0-1			it Schematic K136
CB-K130-0-1			
Title ECO/FC	O LIST		Tech Tip Number BX14-SA-TT-2
All Processor	Applicability	Author Larry Goelz Rev	0 Cross Reference
114	1 1 1	Approval G. Chaisson Date 09/	20/72
EQUIPMENT CHANGE K136 (Invtr) None	Install	Controller Replace Input experiencing Kl36 to in sl	box chassis. Prior an attempt should be with a ground connection box chassis and the .) This should be \$6 ald be taken on all metal-to metal contact, r washers, avoid the use ostitutes since they do taken out. Do not replace ack out. Do not replace

PUBLICATION DATE

PAGE 65

PAGE REVISION

July 1974

	/FCO LI					Tech Ti Number	
All P	rocessor Ap	plicability	uthor Larry	y Goelz	Rev	0	Cross Reference
14		A	oproval G. C	haisson Date	9-20	-72	
K161 (decoder)	K161 00001	MANDATORY	Alletch Rev.A K161 boards	Provides reference for Q7 and Q8	or hav	highe:	etch Rev. "B" r, or R8 and R9 n removed from oard.
	K161 00002	Optional.	Etch C K161 modules	Defeats noise on address lines	or	ule i highe	s etch revision r
K579 Trigger Input Mod	K5 <b>79</b> 00002 ule	MANDATORY	Modules shipped before 3-14-72			is mi: 9-C00	ssing, see FCO 02
Title					T	ech Tip	

All Processor Applicability Author John L. Breyer Rev 0 Cross Reference

Approval Fred Silva Date 7/31/74

The PDRIA literature description of the Policy of

The PDP14 literature does not state specifically that a K135 can not be used in a BX14-SA, although it does say that a K136 should not be replaced by a K135. A K135 will not work because the BX14-SA backplane does not have ground wired to BØ2T and BØ2V. The failure symptom of a K135 in a BX14-SA is that any time that "I" box is addressed, all of its inputs will be read as "on."

d i g i i	а	FIEI	LD S	SERV	ICE TECHN	IICAL M	ANUA	1	Option or Designator
		12 B	it x	] 16	Bit 🗍 18 E	3it 🔲 i	36 Bit (	21_	
Title DO	CUMENT	OITAT	N LI	ST				Tech 1 Numb	er DIII DII II I
All Pro	ocessor A	pplicat	oility	Au	thor Larry	Goelz	Rev	0	Cross Reference
14				Ар	proval George	Chaiss	<b>ate</b> 9-	21-72	
DESIGNATOI UA-BY14-DI PL-BY14-DI BS-BY14-DI CS-K614-0- CS-K135-0- CS-K161-0- CS-K207-0-	R A-0 A-0 A-1 -1 -1		ist	of do	ocumentation	DESC Unit Part Bloc Circ Circ Circ	CRIPTI Asse s Lis ck Sch cuit S cuit S	ON mbly D t ematic chemat chemat chemat	rawing ic K614 ic K135 ic K161 ic K207
	essor Ap		itv	Aut			Rev		Cross Reference
AII 14				-	roval G. Chais		te 9-21		·
Equipment BY14-DA (Output Box)	ECO Chan BY14 0000	DA I		rity ATORY	Units Affected BY14DA S/N 317 & Prior	Purpose connects GNDs & +5V pins to form runs	s I	resenc	ons of Accomplish to of wire from BOIC in BY14.
K161 (Decoder)	K161 00001		MAND	ATORY	Alletch Rev.A K161 boards	Provide referen For Q7 and Q8	ce l	nigher.	s etch Rev "B" or or R8 and R9 have moved from Rev.A
	K161		OPTI	ONAL	Etch Rev K161 Modls	Defeats noise o address lines	n	Module or high	is etch revision D ner
K207 Flip/ Flop)	K207		Low Phas	e-in)	All etch Rev.A K207 hoards	Elimina unrelia operati at low tempera	ble :	Board : higher	is etch revision B

Title	DOCUMENTATION LIST		Tech Tip Number	
All .	Processor Applicability	Author Larry Goelz Rev	0	Cross Reference
	14	Approval G. Chaisson Date 9-21	L-72	

The following is a list of documentation available for the BY14-DD

DESIGNATOR	DESCRIPTION
UA-BY14-DD-0 BS-BY14-DD-1 PL-BY14-DD-0 CS-K135-0-1 CS-K161-0-1 CS-K207-0-1 CS-K657-0-1	Unit Assembly Drawing Block Schematics Parts List Circuit Schematic K135 Circuit Schematic K161 Circuit Schematic K207 Circuit Schematic K207

Title	ECO/ FCO		Tech Ti Numbe	P BY14-DD-TT-2
All ,	Processor Applicability	Author Larry Goelz	Rev A	Cross Reference
L	14	Approval G. Chaisson	Date 9-21-72	1

	ECO		Units	
Equipment	Change	Priority	Affected	Purpose Indications Of Accomplishment
K161 (Decoder)	K161 00001	MANDATORY	All etch Rev. A K161 boards	Provides Board is etch Rev. "B" or reference higher, or R8 and R9 have for Q7 been removed from Rév. A board.
	K161 00002	OPTIONAL	Etch Rev C K161 Modules	Defeats Module is etch revision D noise on or Higher address lines.
K207 (Flip/ Flops)	K207 00001	Low (Phase In)	All etch Rev.A K207 boards	Elimin- Board is etch Rev B or higher ates unreliable operation at low temperature
K657 (DC Out- put module)	K657- 00001	for units using DC	All etch Rev.A K657 modules	Changes neons K657 is etch Rev. B or to light higher, identified by emitting diodes blue terminal strip and changes black terminal strip to blue for rapid identification of DC module.

Ti	tle INSTALLATION TESTS OF	DC I/O BOXES	Tech Ti Numbe	
A	Processor Applicability	Author	Rev ø	Cross Reference
L		Approval G. Chaisson	Date 8/1/73	BX14-DD-TT-3

# digital

## FIFLD SERVICE TECHNICAL MANUAL

Ontion or Designator

CABINETS

18 Rit 36 Bit [ 16 Bit 🗔 12 Rit

Title			Tech Ti	
ļ	FAN DIRECTIONS Processor Applicability	Author Rev	a	Cross Reference
All	1 1 1 1 1 1		1/2/73	

Some standard cooling practices have evolved in the past with DEC equipment which are worth summarizing briefly to help you make field decisions when field installing extra cabinets and options.

Equipment cooling is accomplished in two ways:

- Keeping the cabinet interior ventilated with cool, clean air.
- Ensuring that each option gets a share of the cabinet air.

Point 1 used to be handled by sucking air through a metal filter on the cabinet floor, and blowing it upwards. This idea has generally been dropped now in favor of one (or two) fans on the cabinet roof sucking air down through a plastic foam filter placed on top of the cabinet. This system suffers from two disadvantages. One is that it is bucking not only the natural flow of hot air (which would be upwards), but also the flow of fans used in some cabinet mounted equipment. The pressure gradient caused by the hot air attempting to rise is easily overcome (especially with two fans blowing) and the individual equipment fans blowing upwards may well cause a beneficial agitation of the main air flow within the cabinet.

The second disadvantage is that the practice has never been officially standardized or checked for, resulting in multicabinet systems exist-ing where one cabinet's fans blowing down may be balanced out by adjacent cabinets fans blowing upwards. The danger also exists that systems with all their fans blowing upwards are steadily filling their cabinet interiors and the logic with dirt.

The major advantages of roof mounted fans are:

- 1. Filters are easier to clean, with no danger of disturbing equipment.
- 2. Possibility now exists for using multiple fans.
- More floor space for cabling.
- Cleaner air is available from the top, and the floor under
- the system tends to stay cleaner. The fans mount in "dead" space behind the logo, rather than use up floor level 19" rack mount space.

The cooling of individual logic assemblies within a cabinet will generally be done by a number of boxer type fans devoted to the logic assembly. Black boxes (such as the PDPSE) which have a primarily horizontal airflow will by convention move their air from right to left, as viewed from the front of the cabinet. It is good practice to check these fans at installation time and regularly thereafter to see that they are working freely, and also that they are all blowing in the correct direction.

Title	CARINETS			ch Tip ımber TT#1
All ,	Processor Applicability	Author J. Rlundell	Rev 0	Cross Reference
х		Approval F. Purcell	Date 11/2	/73

It is not so critical which direction (up or down) individual logic rack fans are blowing but they should blow at the logic, rather than suck at it. (i.e. fans mounted above the logic should blow downwards and fans below should blow upwards,) unless two sets of fans have been used in a push/pull arrangement.

The primary point to remember on the field when integrating a system is that whatever cools the system best is right. Given a unique field situation with come cabinets effectively blocked up with devices such as RFO8 type disk units, and some high wattage interfaces, it may well be that some after will need to be reversed, or even that some additional fans may be required, but beware of jumping to the conclusion that whatever solved that unique problem is a cure all for other problems although if you do find recurring situations requiring similar solutions a written input to Maynard Product Support will be discussed with Mechanical Engineering and may lead to an ECO to improve the situation.



12 Bit 😿

# FIELD SERVICE TECHNICAL MANUAL

36 Bit X 16 Bit X 18 Bit 🕅

Option or Designator CARLING RULES

to CABLE

Title	RULES FOR CABLE I	JSAGE		Tech Tip Number	TT-1
	Processor Applicability	Author Don White	Rev	0	Cross Reference
All	loclorlopler.	Approval w Cummins	Date 07/3	31/72	

Rule #1

Round and flat coax are electrically interchangeable, and may be intermixed in a system. Round coax is preferable for interconnecting free-standing cabinets, since it is far more resistant to the elephantlike feet of computer operators.

Rule #2

Ribbon cable and unshielded flexprint are "for the birds". Any person using such a cable on an 8-Family I/O bus does so at his own peril, and had better not get caught.

The maximum length of coax which may be used on the programmed I/O bus is 50 ft.

The maximum length of coax which may be used on the data-break bus is 30 ft.

Indiscriminate intermixing of shielded flexprint and coax is not advised. For consistency, and minimum cost, we recommend all cables be shielded flexprint unless used to interconnect free-standing cabinets, or to gain maximum length. No more than one change from flexprint to coax (or vice-versa) is permitted over the length of a bus.

Shielded flexprint (flexprint cables with alternate solid flexprint) can be used in place of coax. Shielded flexprint should be used only within cabinets, or in locations where it will not be subject to physical abuse (see rule #1).

Rule #7

Maximum permissible length of shielded flexprint is 45 ft. for programmed I/O, and 25 ft. for data break.

A DM01 = 10 ft. of cable (data break only) in rules #4 and #7.

A DM04 = 5 ft. of cable (data break only) in rules #4 and #7.

A DW08 (either A or B) equals 10 ft. of cable in rules #3, #4, and #7.

For DM01 and DM04, rules #4 and #7 refer to the sum of cable lengths from the processor to the DM and from the DM to the most distant break device.

Title	Conc.)			P Cables
All ,	Processor Applicability	Author Don White	Rev A	Cross Reference
8's		Approval W. Cummins	Date 7/31/72	

Rule #8 (continued)

In the case of the DW08A or B, positive and negative buses must be considered separately. For one of these buses (the one originating in the computer) rules #3, #4, and #7 should be applied directly. For the other bus, rules #3, #4, #7 and #8 govern the sum of the lengths of cable from the computer to the DW08 and from the DW08 to the most distant peripheral on the bus of opposite polarity.

Rule #9

Termination is required on programmed I/O cables longer than 20 ft., and may be desirable on shorter cables. For negative bus, use 220 ohm shunt resistors to ground on IOP 1, IOP 2, IOP 4, BTS 1, BTS 3 and Initialize. No special termination module exists for negative bus. For positive bus, 100 ohms to ground on the same lines should be used. (A G717 module does this for you, and should be inserted at the end of the bus on cable #1.) If two buses are present in a machine, they are electrically independent, and must be separately terminated.

Rule #10

No branching ("Y" connections) is permitted on the bus.

Title	USE OF COAXIAL CABLE IN PDP-12"s			Tech T Numbe	ip r Cable-TT-2		
All	Pro	cessor Applica	bility	Author	Rev	0	Cross Reference
	12			Approval H. Long	Date 8.17	.72	

Your attention is called to drawing D-AR-PDP-12-0-2 sheet 4 (Equipment Layout (PDP12)). Note 3 specifies that all systems with data break devices must be cabled with coaxial cable only. This should be strictly adhered to.


Title POSSIBLE INTERMITTENT	BERG CONNECTOR PROBLEMS	Tech Tip Number	Cable-TT-3
All Processor Applicability	Author Bill Perkins Re	ev o	Cross Reference
	Approval Date 6/	27/74	

There is a possibility of intermittent connections with the berg male cable connector (DEC Part #12-10918-15).

The part causing the problem is the female connector pin (DEC Part #12-10089-06). Near the open end of this female pin there is a leaf spring. This leaf spring is held in place by two crimps at either end of the spring. Should either one of these crimps become loose or broken, the resulting pin connection may be intermittent or lost entirely. This is due to the leaf spring

This problem is most likely to occur when the connector (or the cable attached to it) is subject to excessive mechanical stress or abuse.

GREATLY MAGNIFIED FEMALE PIN



# digital

2

ī

ī

1

1

2

2

BC08R-10

70-7128

BC05C-25

BC01V-25

BC08J-10

BC08S-1

BC08R-8

Title

DBSEB

DK8EA

DP8EA

DP8EB

DRREA

DR8EA

DR8EB

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

CARLES Tech Tip

BC01F-25

70-09026

70-06604

BC08R-10

70-8447

BC08K-6

12 Bit 🔯 16 Bit 🗀 36 Bit 18 Bit

Number CABLE-TT-4 STANDARD CABLE USAGE FOR 8E OPTIONS Processor Applicability Cross Reference Rev Authornale Staupe αŧ All 8E Approval Jeff BlundellDate 8/8/74 OPTION QTY. PART # OPTION PART # KT.8-.TA\* BC05-M ADSEA 70-8533 70-8533 KT.S-.TA\* 1 70-8360 AM8EA 1 1 70-6993 KL8M 1 BC05C-25 BA8 KL8M 1 BC08T-1 1 70-8288-3F BA8 70-7128 2 2 2 BC08H-3F KP8E 1 BAR (PDPRE) 3 BC08J-06 BAS (PDP8M) BC08H-4F KV8E 1 70-6289 M935 KV8E BE8A 1 70-6993 LC8E 70-8417 BE8A 70-6964 70-7252 T.E.R CM8E 1 70-6593-1 ī 70-8738 LT33MB 12ft CM8F 70-6593-2 CR8E 1 70-7252 LT33MB 18ft 1 ī 70-8738 LS8E 1 70-8859 CRSF ī BC08R-25 PCSE BC08K-6 DB8EA BC08K-6

DDRE

PR8E RKSE/SF

TA8

TD8E

PP67C to PA63 1

RKØ1X to RK01

DR8EC 1 BC08S-1 MT 8 2 BC08L-10 2 VC8E BC01L-10 BC08R-8 DR8EC (Also see VC8E-TT-2) BC08D-7 DWSE (Neg) VR14 BC01K-10 DW8E (Pos) BC08B-7 VT05 H308 or H312 3 BC08J-10 KA8E 2 BC08J-10 VT06 H308 or H312 KDRE VT8E, EA 70-9042-15 70-8360 KL8E/8F BC01V-25 H721 to rear KL8EA-KL8EG 1 70-09608 omnibus 70-6965 XY8E 1

\* Not supplied with option

1

1

PAGE PAGE REVISION 75

PUBLICATION DATE OCTOBER 1974

digital	FIELD SERVICE TECHNICAL MA	
0 9 1 1	12 Bit X 16 Bit 18 Bit 36	Bit CM12
	A Marian Marian Control of the Contr	Tech Tip

Title CM 12 (GDI Card Reader Only)

All Processor Applicability Author Rev O Cross Reference

Approval H. Long Date 09/14/72

Problem: "C.R.I." signal when reader is powered on or off, glitches to +2V and returns to +1V. This causes the PDP-12 interrupt bus to go true.

Correction: Do not power card reader up or down with software in operation.

/mt

Title	GDI 100M RANDOM HAL	TS	Tech Ti Number	
All .	Processor Applicability	Author Steve Cline	Rev g	Cross Reference
		Approval W.E. Cummins Da	ite 11/14/73	

## CARD READER MODEL GDI 100M RANDOM HALTS

Due to the floating grounds of the GDI 100M, there is a lot of internal noise. Occasionally enough noise is induced on the signal LEAMP, to cause motion errors when no card is in the reader. This has the effect of "MOTOR ON -" to go high turning off the motor and "ON LINE X" to go false. To cure, place .01 microf cap pin A2-29A to ground.

Option or Designator

CPL

Axial Lead Type

COMPONENTS

Title	CHARACTERISTICS OF	NEW (AXIAL LEAD) BYPASS CAP - Num	
All	Processor Applicability	Author J. Blundell ACITOR	Cross Reference
l <sub>x</sub>		Approval F. Purcell Date 1/4/74	

There have been a number of questions from the field concerning the new style of bypass capacitor used on many of the M series boards for +5 volt decoupling by each I.C.

The major difference with the new capacitor is physical, it looks like a small glass body diode, although there are a few electrical changes summarized below:

Disc Type

10-01610-01 10-01610-00
Ceramic disc Monolithic
8000pF min. 8000 pF min

 Capacitance (25°C)
 8000 pF min.
 8000 pF min.

 Lead Pull Test
 5 lbs for 5 seconds
 10 lbs.

 Markings
 Printed on body
 Color bands (brown,black, orange)

Working Voltage 100 volts 50 volts
Insulation Reistance 10K Mohms minimum 5K Mohms minimum

Note that although there are some electrical difference between the two types of capacitor they are not relevant when the capacitor is being used as a chip decoupling capacitor. You may treat the two

being used as a chip decoupling capacitor. You may treat the two components as being interchangeable in the field should it be necessary to touch up a module whose disc capacitors have suffered damage. The axial lead capacitor is not polarity sensitive, it does not matter which end the color bands are on.

Title	DATE CODES OF SUSPECT		Tech Tip Number	P COMP-TT-2
All	Processor Applicability	Author Jeff Blundell Rev	ø	Cross Reference
x		Approval Frank Purcell Date 8/6/	74	

The following components are suspect, and should be purged from F.S. stockrooms and toolkits.

DATE CODE NAME MANUFACTURER DEC # 2N3055 7426 15-10008 Motorola 2N3055 Motorola 7426 15-05819 Bridge Rectifier N AE Before 7339 11-10714

#### Notes

Part #

Type

1/ The 1510008 is a 2N3055 with solder lugs crimped onto the base and emitter leads ready for use in the H724 (PDP8E power supply). The 15-05819 is the basic transistor.

2/ This bridge rectifier is used primarily on the PDP8M/PDP8F/PDP11/05 and 11/35 power supply. See ECO 54-09728-13.

PAGE 79 PAGE REVISION A PUBLICATION DATE SEPT. 1974

116	"SEI	ECTION C	F COMPONE	NTS FOR USE WITH CRYSTALS	Numbe	COMPONENTS-TT-3
All	1	Processor	Applicability	Author Ralph Boehm	Rev	Cross Reference
X				Approval Chuck Sweeney Date	9/18/74	M405-TT-2

This Tech Tip is issued for cross reference purposes only.



#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 💢 16 Bit 💢 18 Bit 💢 36 Bit 💢

CRO3

Title	CRO3 NOISE PROBLEM		Tech Tip Number	
All	Processor Applicability	Author H. Fitek	Rev o	Cross Reference
	8	Approval W. Cummins	Date 07/31/72	

When the reader motor start switch is actuated, noise can be generated as relay K1 contacts close. The solution to this problem is to install a Thyrector across contact terminals #6 and #8 of K1.

117V, 50Hz - Thyrector part # SP9B9 - \$3.66 117V, 60Hz - Thyrector part # SP4B4 - \$2.10

Title	EXCHANGE OF 804 WITH	CR03 INSTALLATION	Tech Tip Number CR03-TT-2
All .	Processor Applicability	Author H. Fitek Rev	O Cross Reference
	8	Approval W. Cummins Date 07/3	1/72

PDP-8 ECO #256 specifies that any 804 logic below serial number 751 must be exchanged if a CR03 is to be added. A new 804 logic will be included with a field add-on CR03. There are no additional charges involved for the 804 exchange; the original 804 is to be returned to the factory.

Title	50	CYCLE	CONVE	RSION	OF CRO3	GDI CARD RE	ADER	Tech Tip Number	
All	F	rocessor	Applicat	oility	Author	H. Fitek	Rev	0	Cross Reference
	8				Approval	W. Cummins	Date 07/	37/72	

- A 60 cycle CR03 can be converted to 50 cycle operation by the following procedure:
- If the motor is rated 50/60 cycles it need not be changed. A 60 cycle motor, however, must be exchanged for one rated 50/60 cycles.
- 2) The two timing belt pulleys must be changed from #24XL037 (two each) to #20XL637 (two each).
- Capacitor C4 (.0033 mfd.) on the 4017 module must be changed to 82mmfd. (68mmfd. is acceptable.
- 4) The following adjustments must be made:
  - a) decrease TP1 from 80msec. to 60msec. b) decrease TP2 from 180msec. to 166msec.
  - c) TP3 should be unchanged, 20msec.

Title	GDI MODEL 100 CARD RE UNDOCUMENTED WIRING V	ADER TECHNICAL MANUAL ARIATIONS		Tech Ti Number	
All	Processor Applicability	Author John Breyer	Rev	0	Cross Reference
LX_		Approval William Cummin Pate	02/1	6/73	

Reference: GDI Model 100 Card Reader Technical Manual, Revised April 23, 1970, page 5-9, paragraph 5.8.1, "Time Pulse Divider".

Line 7 says "....all counters except the 2 BIT in the T.P. Divider are reset to the count of zero each time a card enters the read station.", etc. This is wrong. The etch on the A-2 logic card is layed out so that the signal "T.P. Divider RESET" from A-10B to A2-4A and A2-29A will always clear all four (4) T.P. Divider flip-flops. Card column -1 will always get 16 counts, not 14 as stated in paragraph 5.8.1.

The note on Page 5-19, which is mentioned at the end of paragraph 5.8.1, is also completely wrong. The wiring change mentioned has nothing to do with "T.F. Divider Reset". The wire run mentioned in the note is shown on the wiring diagram (Drawing \$D-10505) as A3-13 to A2-27A. The change described in the note makes this wire run A3-13B to A2-28A. This change will make the column pulse occur earlier in the 16 timing pulses per column.

The wire from A2-27A to A2-23A should not have been changed. However, anything is possible, so the only practical way to determine the T.P. Divider scheme for an individual GDI is to physically inspect the external wiring for the T.P. Divider, correlate that with the logic prints for the A2 and A3 cards (Drawing #'s D-002, and C-4006) and Graw the resulting timing diagram. From the timing diagram you can tell which of the 16 timing pulses per column will product the column pulse, and, therefore the index marker.

/mt



## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🗶 16 Bit 🗶 18 Bit 🗶

CRØ4

36 Bit X

Title	DOCUMATION CARD RE	Tech Ti Numbe		
All	Processor Applicability	Author W. Bruckert	Rev gr	Cross Reference
x		Approval W. Cummins	Date 12/08/72	

In order to make control of ECO's easier for Field Service, Engineering is giving the Documation Card Reader's eption numbers. You should change your parts lists to call out the following options in place of part numbers; ECO's will be written against the CR#4.

Part Number	Option
39-19639-91	CRØ4-A
39-19639-92	CRØ4-B
3Ø-1Ø639-Ø3	CRØ4-C
30-10639-04	CRØ4-D
30-10639-05	CRØ4-E
30-10639-06	CRØ4-F
30-10639-07	CRØ4-H
34-14639-48	CRØ4-J

Title	HOPPER EMPTY SWITCH	FAILURE	Tech Tip Number CR04-TT-2
All	Processor Applicability	Author G. Morrison/ Rev	A Cross Reference
x		Approval Lou Nay & Date 5	-23-73

A high failure of the "Hopper Empty Switch" used on the documation card readers is due to the wrong type of switch being used. Possibly due to nomenclature used by documation for "Hopper Empty" and "Hopper Pull".

Action: Check all units for the correct switch.

Change all references in the documation manual for "Hopper Full" to Stacker Full".

Order switches by Part Numbers.

As numerous part/part # changes have occurred, refer to CR04-TT-8 for switch assembly summary and cross-reference.

Title		UMATION CARD READERS	Tech Ti Number	
All ,	Processor Applicability	Author G. Morrison Rev	A	Cross Reference
х		Approval Bob Yurick Date 12/0	8/72	

The Documation Card Reader, being a Cross Product Line device, results in different Part Numbers for particular assemblies e.g., modules. Part Numbers for the modules (vendor number) are marked on the ETCH side of the module as an "ASSY 610-03" for example.

NOTE: The revision level of the ETCH or the revision level of the component sides is not the part number.

To establish a standard on future bulletins the following will be used to flag a reference to a particular model of card reader:

> MXXYY,DDD XX = Modle YY = Power Type DDD = Logic Type

e.g. M0260. GDI = M200 Model 60Hz with GDI Interface (pos. logic).

e.g. M1250. MDS = M1200 Model 50Hz with MDS Interface (neg. logic).

#### MODULE CROSS REFERENCE

	CHOOD INTERNED		
1.	M0260 GDI, M0250 GDI	DEC. #	VENDOR #
	Control	29-18511	1040619-05
	Clock	29-18510	1040765-05
	Sync	29-18513	1040353-03
	Error	29-18512	1040610-03
2.	M0260, MDS, M0250, MDS		
	Control	29-19490	1040845-01
	Clock	29-19491	1040765-03
	Sync	29-18513	1040353-03
	Error	29-19494	1040822-01
3.	M1060, MDS, M1050, MDS		
	Control	29-19490	1040845-01
	Clock	29-19491	1040765-03
	Sync	29-19493	1040353-05
	Error	29-19494	1040822-01
4.	M1260. MDS, M1250, MDS		
	Control	29-19490	1040845-01
	Clock	29-19491	1040765-03
	Sync	29-19492	1040353-02
	Error	29-19494	1040822-01

CPT.



#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🛭 16 Bit 🔯 18 Bit 🕱 36 Bit 🕱

Title	DRIVE BELT TENSION	ADJUSTMENT	Tech Tip <sub>CR0 4-TT-4</sub>		
All	Processor Applicability	Author J.	Kelleher/H.Carter	A	Cross Reference
x		Approval W.	Cummins Date 04/	03/73	Čard Reader

Drive Belt Tension Adjustment is a critical adjustment. Though the belt is notched and driven by a notched wheel should it be too slack it will cause deviation in card speed resulting in Read errors, usually only in columns 77-80, or if too tight it will cause excess bearing wear.

This procedure should be used as a check on the manuals procedure as this is specification for the belt tension.

Using a spring scale in the middle of the longest unsupported span of the drive belt 1/4 inches deflection of the belt should register 12-16 ounces on a spring scale.

CPL

Title	STICKING INPUT HOPPE	Tech Ti Number	P CRO4-TT-5	
All	Processor Applicability	Author R.K. Stannard Rev	ø	Cross Reference Documation
x		Approval Lou Nay L Date 5-1	-73	Card Reader

Problems in which the Input Hopper Card Follower was not exerting enough force, causing the cards to tilt and intermittent pick checks have been reported on documation M1000 readers.

Before assuming a weak coil spring is the culprit, the Follower Guide should be taken apart, flushed out with tape head cleaner and the bearings given a <a href="light">light</a> coat of Oil. Card dust mixed with oil has been found in the Follower Guide in some cases. Following the above procedure will solve the problem.

CPL

Title	RECOMMENDED TOOLS FOR		Tech Tip Number CR04-TT-6
All	Processor Applicability	Author J. Kelleher Rev	g Cross Reference
х		Approval Lou Nay L Date 5-9	

The following tools are recommended for branch office tools. Due to their infrequent use, one set per branch should be more than enough.

AMP Extraction Tool	29-20666
AMP Leaf Contact Extraction Tool	29-20667
AMP Modified Fork Contact Extractor	29-20659
AMP Mod. IV Contact Extraction Tool	29-20660
Deutsch Insertion/Extraction Tool	29-20661
Elco Extraction Tool	29-20662
Elco Insertion Tool	29-20663
Spring scale (2 lbs)	29-20664
IC Test Clip	29-10246
Documation Card Extender	29-19229

Option or Designator

_	_	_	_		_	_	
d	ī	а	i	t	а	ı	
	м	2	-		м.		

### FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X

CRO4

When replacement of a read head or light station is dictated, both read head and light station must be replaced per this procedure.

- Follow the procedure as detailed in the M series manual for the replacement of the read head and light station. Removing and replacing both read head and light station.
- Note that instead of the connector at the end of the light station cable there is an additional P.C. card. This card contains light station "select at test" resistors (S.A.T. Resistors).
- In order to supply +5 volts to the in-line P.C. card one of the old light station resistors must be jumpered. Using the power supply view attached as a reference solder a jumper across R9.
- Plug the P.C. board into power supply. Reader is now ready to operate.
- 5. The read head and light station are ordered as a kit and should stay together. The part numbers for ordering are:

M300.600.+1000

M200

29-20622

29-20623

PC Card with Light Station attached plugs in here.

(Power Supply View)

PAGE 87 PAGE REVISION A PUBLICATION DATE JULY 1974

CPL

Title	DOCUMATION SWI	Tech Ti Numbe	r CR04-TT-8	
All	Processor Applicability	Author J. Kelleher Rev	Ā	Cross Reference
x		Approval Lou Nay L Date 5-	23-73	

The following cross-reference is intended to eliminate any part number confusion and update Tech Tip CRO4-TT-2.

A. Hopper Empty Switch Assembly

M200/M100/M1200:	old	Vendor	Number	1020277
	New	Vendor	Number	20027701
	DEC	Number		29~18523

B. Hopper Empty Switch

M200/M1000/M1200:	Manufacturers Number	E21-85HX
	Old Vendor Number	E21-85HX
	New Vendor Number	00000313
	DEC Number	29-18524

C. Stacker Full Switch Assembly

	M200	M1000	M1200
Old Vendor Number	1120551	1020211	1320702
New Vendor Number	00000313	20021101	20070201
Dec Number	29-18524	29-19619	29-19634

D. Stacker Full Switch

	*M200	M1000	*M1200
Old Mfg Number	E34-85HX		E34-85HX
New Mfg Number	E21-85HX	E63060K	E21-85HX
Old Vendor Number	E34-85HX	E63060K	E34-85HX
New Vendor Number	00000313	00000314	00000313
Dec Number	29-18524	29-19487	29-18524

 $<sup>\</sup>ensuremath{^{\$\lambda}}$  wendor change has changed the old type switch to the new type switch.

CPL

# digital

### FIELD SERVICE TECHNICAL MANUAL


12 Bit 🗵 16 Bit 🗵 18 Bit 🕱 36 Bit 🗵

Option or Designator CR04

							Tech T Numbe				
All	Pro	cesso	г Арр	olicat	oility		Author	Joe Kelleher	Rev	A	Cross Reference
х							Approval	Lou Nay La Dat	e 9-1-	-73	

Certain shafts and bearings require replacement as a matched set and should be ordered as such. The effected parts and their location are given below for easier indentification:

When replacing any shaft or bearing, seriously consider replacing both whether they come as matched sets or not. Because of the wear between the old pieces, replacing just one will cause the new piece to fit loosely and wear sooner than if both bearing and shaft had been replaced.



FIND #	UNIT/S	DESCR	AND SHAFT ASS'Y #	DEC P/N
A	M1000 M1200	4th and 5th STACKER ROLLERS	000 008 71	29-20283
В	M1000 M1200	lst,2nd,3rd,STACKER ROLLERS	000 008 72	29-20284
	M200	2nd STACKER ROLLER	000 008 72	29-20284
С	M200	1st STACKER ROLLER	000 008 70	29-20282
D	M200/ M1000/ M1200	1st PICK DRIVE ROLLER	000 015 13	29-20918
E	M200 M1000/ M1200	2nd PICK DRIVER ROLLER	000 015 14	29-20919

Title	SOLID STATE RELAY			Tech Ti Number	
All	Processor Applicability	Author R.J. Maloney	Rev j	A	Cross Reference
х		Approval Lou Nay 2 Date	9-1-	73	

Old Documation Card Readers used to use one of two different relays. One for 120/60 Hz and another for 240/50 Hz.

Both are replaced by the same type DEC #29-18520. This is a direct replacement and need not be done unless the old relay fails.

Ì	PAGE 89	PAGE REVISION	 PUBLICATION DATE	July	1074	
			 1. ODEIOATTON DATE		1974	

Title	e READ CHECKS - 81 COLUMN CARDS				Tech Ti Numbe				
All	Processo	r Applicat	ility	Author	J.Kellehe	r	Rev	ø	Cross Reference
x				Approval	Lou Nay	an Date	12/3	/73	

IEM and a few other companies have started to punch 81 columns in their cards. At present, this will cause a "read check" in our card readers because they are wired to do a "dark check" on column 81. But we have a way around this. On the clock card between IC's Cl and C2 there is a resistor R9 and two holes were a jumper can be put. Placing this jumper will simply eliminate the "dark check" on column 81 so cards with 81 column punched should now read.

Title	A PREDOMINANT CAUSE	FOR READ CHECKS AND DATA	ERR Number	ip CR04-TT- 12
All	Processor Applicability	Author J.Kelleher	Rev Ø	Cross Reference
x		Approval Lou Nay L Date	12/3/73	]

Should you be plaqued with read checks not due to 81 column cards and/or DATA ERRORS, and to your knowledge the logic is ok and the cards are not punched out of skew or alignment. Consider the rubber picker rollers (4) because should they be worn enough they will deskew the card enough to cause the errors. Check to see if there is a gap between the picker rollers and the metal stacker rollers. If there is, replace the picker rollers (4) but realize that if there isn't a gap that doesn't eliminate the possibility that the picker rollers wear isn't to blame.

Title	GDI MODEL 100 CARD F UNDOCUMENTED WIRING	Tech Ti Number	P CR12-TT-1	
All	Processor Applicability	Author John Breyer R	lev <sub>0</sub>	Cross Reference
IXI		Approval W. Cummins Date	02/16/73	CR03-TT-4 (CPL)

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator CR8I
	12 Bit 🔼	16 Bit 🔲	18 Bit 🔲	36 Bit 💢	

Titl	e CR8I TECH TIP	Tech Tip Number CR8I-TT-1	
All	Processor Applicability	Author Chuck Sweeney Rev	g Cross Reference
	81 12	Approval W. Cummins Date 07,	/31/72

There is a problem with the CRSI in a certain application; the following simplified program will demonstrate the fault.

7 <b>øøø</b>	6672	Skip if reader ready;	
7001	52ØØ	Look for reader ready	
7ØØ2	6671	Skip if card done	SUPPLEMENTAL ACTION
7ØØ3	52 <b>¢2</b>	Look for card done	
7994	52ØØ	Get next card	TAKEN

The problem application involves the operator for filling the input hopper of the reader, (2) pressing motor spert and read start on the reader, (3) loading and starting 7000 on the model for cards will begin to be processed and after the last card has been processed the program will hang up in the loop looking for READER EXDER THE operator and repeats steps 1, 2, and 3 and if everythins were right the cards would be processed.

The problem is that when motor start is activated, there is enough noise on the READER READY line to cause an erroneous SKIP ON READER READY. Consequently, the program may hang up looking for CARD DONE.


A temporary fix, which will only apply to customers using this scheme of operation, is to install a .Oluf capacitor from pin R2 on the M714 module to ground. A formal ECO to the module is being generated as the permanent method of solution of this problem.

Title	CARD READER MODEL GD CM8L, CM8E	I 100M	RANDON HALTS		Tech Tip Number	CR8I-TT-2
All	Processor Applicability	Author	Steve Kline	Rev	0	Cross Reference
	8E 81 8112	Approval	Bill Cummins	Date 07/3	31/72	

Due to the floating grounds of the GDI 100M, there is a lot of internal noise. Occasionally enough noise is induced on the signal LEAMP, to cause motion errors when no card is in the reader. This has the effect of "MOTOR ON -" to go high turning off the motor and "ON LINE X" to go false. To cure, place .01 microf cap pin A2-29A to ground.

#### EFFECTS OF MODIFICATION ON GOIL LOGIC

#### GDI PRINT A6



IC = MC846P an DT\_L94659 (DFC STK# 29-16293)

# the above assembly can be mounted on the GDI motor bracket Page 92

		CPL
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 3 16 Bit 18 Bit 36 Bit 🔀	CR8I
Title GDI MARK SE		ech Tip

Reader Improper Operation of Cross Reference Processor Applicability Rev Author Chuck Sweeney Approval Bill Cummins Date

The following program will illustrate the problem:

7400/6672 - Program should HALT when last card has been processed 7401/7402 7402/6671 7403/5202 7404/5200

In the MARK SENSE card reader, a signal called MTRON + is PROBLEM: used to reset the ON-LINE X flip-flop (the status of this flip-flop is sampled by our control logic to determine if the card reader is capable of processing another card).

> The time span from when the last card leaves the input hopper (Hopper Empty signal), until MTRON + goes false (resetting the ON LINE X flip-flop), is so long that the reader will appear to be ready even though there are no more cards to be read. (under these conditions, the program above will loop around locations 7402 and 7403)

SOLUTION: The only way to correct the problem is to OR the Hopper Empty signal with MTRON + and use the resultant signal for resetting ON LINEX: this can only be accomplished by adding an external component to the existing GDI logic.

> The following diagrams will explain the exact nature of the modification.

See drawing, page C.

Title	GDI MOD 100 CARD RE	Tech Tip Number CR8I-TT-4	
All	Processor Applicability	Author Bob Nunley Rev	0 Cross Reference
	81 12	Approval Bill Cummins Date 07/3	31/72

Several General Design Inc., Engineering notices have been generated on their Mod 100 and Mod 500 card readers. Included is the package of electrical EN's which may be incorporated in the field by DEC if problems are observed. Although not all EN's give a problem-cure statement, a general statement is included so that the problem-cure may be deduced.

Format of Synopsis:

Date of  $\,$  / En Number / Revision / Assembly Name / Problem-Cure GDI Break-In /  $\,$  /  $\,$   $\,$  Number /

Breakdown of symbols:

A3A11-4 = Card A3 IC A11 , Pin 4

A3-22A = Pin 22A Card A3

XA3-22A = Wire Side Slot A3 Pin 22A

EN Number refers to a drawing.

DEC # = DEC Part Number.

 Wiring Plane 10-14-68/EN-10505/B/Wiring - Mod 100/Provide variable lamp intensity.

Add R101 (8 $\Delta$ pot) in series with positive lead to read lamp connector. Wiper to GND - one end to J101-B other end is not connected.

To adjust:

- Disconnect read/head connector.
- Turn on reader.
- 3) Using a 500 micro-amp meter, measure and record the short circuit current of each Photocell Negative lead to Pin 13. Positive Lead to each Photocell in turn.
- 4) Adjust lowest output to 300 350 micro-amps.

digital
---------

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

CPI.

12 Bit [X] 16 Bit [ 18 Bit [ 36 Bit X CR8I

Tech Tip CR81-TT-4 GDI MOD 100 CARD READER CHANGES (Continued) Title Number Cross Reference Processor Applicability Author Bob Nunley Rev O ΔII 81/4 Approval Bill Cummins Date

> 11-11-68/EN-D-10505/C/Wiring - Mod 100/Prevent transients on motor start from setting flip-flops and producing false index markers.

Add three IN270 diodes to slot A3 (DEC #11-00117)

Anode to XA3-3A, XA3-6A, XA3-8B

Cathodes to XA3-18B

Number CR10, CR11, CR09 respectively

- 7-28-69/EN-D-10505/F/Wiring Mod 100/
- Prevent stacker from interrupting current pick cycle.
  - Improve pull up time of hopper empty signal.
- Add IN270 diode between XA4-29B (anode) and 1) XA5-16A (cathode).
  - B) Add 4.7K ohm 1/2W res. between XA4-29B and +5 volt bus
- Add IN270 diode between A4-30B (anode) A5-16A 2) A) (cathode).
  - Add 4.7K ohm 1/2W res. between A4-30B and +5 volt bus. IN270 DEC #11-00117
- 2-13-70/EN-D-10505/H/Wiring Mod 100/Enable reader to stack a card that has a leading edge dark check.
- Delete XA5-9A to XA4-22A.
- Add XA5-9A to XA4-14A.
- 3) Change A5-9A name from S.O. & N.O. to CIRI.
- 2-13-70-EN-D-10505/H/Wiring Mod 100/eliminate erroneous "Sync Fail" condition when hopper empty or stacker full is cleared.

#### Wires:

- 1) Delete XA4-18A to XA3-29B
- Add XA4-18A to XA5-22A 2)
- page 95 Change A4-18A name from Composite Error to R.D.Y. 3)

Title	GDI MOD	100	CAF	RD REAL	DER CHAN	GES (Continued)		Tech Tip Number	CR8I-TT-4
All	Processo	r App	licab	ility	Author	Bob Nunley	Rev	0	Cross Reference
	81 12				Approval	Bill CumminsDate	•		

Solenoid & Indicator Drivers (A5) Τī

> 2-3-69/EN4012/A/4014 Solenoid and Indicator Drivers (A5) reduce voltage on associated lamps to 14V. (No need to field retrofit.)

Change resistors from 47 ohms to 75 ohms on A5 - R11, R13, R15, R19, R21, Mod 100 & Mod 500.

Model 500 Drawing D4000 R6, R7 (DEC #13-05281 = 75 ohm) Model 100 Wiring R4, R5

Provide a non-recoverable error signal to J5-18 (output connector 1) to computer).

Adds an IC. Changes part number of P.C. board to 4013A. Cannot field retrofit P.C. board. When new module is installed, add XA5-15B to J5-18 NRE (drawing 1).


2) Keep ready signal high until read cycle complete.


See (1) above.

With new board:

CIRI Add XA4-14A to XA5-25B

Add XA3-2A to XA5-26B PICK FF





TO

#### III. Power Supply

3-17-68/EN-B-10502/B-C/Power Supply/

Change components FROM

REV. B R 2 91 ohm 120 ohm (DEC #13-00243) 13000 microf 15V (DEC #10-09436)

C 1 12000 microf 10V Part number 12.8-8 02 T1P14 REV. C

Signal #5864 2N3055 (DEC #15-05819)

PAGE 96 **PAGE REVISION** 0 PUBLICATION DATE July 1972

digital
---------

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit

18 Bit 🗌

CR8I

36 Bit X

Title	GDI M	10D 100	CARD	READER	CHANGES	(Continu	ied)		Tech Ti Numbe	CR8I-TT-4
All	Proce	ssor App	licability	Aut	hor Bob	Nunley	R	ev	0	Cross Reference
1	81			Арр	roval Bill	Cummins	Date			

III. Power Supply (continued)

10-29-69/EN-B-10502/D/Power Supply


Add thyrector (CR7) between J3-2 & J4-7

GE #6RS205P4B (DEC #11-00106)

2-19-69-/EN-B-10502/E/Power Supply/By pass line transients

Add dual .1 uf capacitor to power supply (C4A, C4B)

Sprague #DYR6011J (DEC #10-02153)



6-5-69/EN-1052/F/Power Supply/Improve +5 Volt regulation

Change R1

From

To


62 ohms 1/2 Watt 5%


33 ohms 1 Watt 5% (DEC #13-04831)

IV. Control and Error Detectors (A3)

10/14-68/EN-4006/B/C § E DET. (A3)Occasionally the CIRI F/F does not set when a card enters the Read Station. This will cause a false light check. To eliminate:

Add IN457 diode between A3A8-11 (cathode) and A3A7-12 (anode)





THIS WIKING CHANGE WILL PREVENT ANY SIGNAL OUTPUT FROM THE "CIR3" (CARD IN
READER SIGNAL) WHEN POWER IS TURNED ON. CRB PROVIDES THE RESET TO THE READY
F.F. FROM THE MOTOR RELAY AND ISOLATES THE STOP SWITCH. CR9 PROVIDES THE CIR3.
CLAMP LOW DURING POWER ON AND WILL HOLD! LINE LOW UNTIL THE MOTOR IS STARTED.
R.T. PROVIDES A PULL UP TO REVERSE BIAS CRB GCP WHEN THE MOTOR PELMY OPERATES.
THIS CHANGE REQUIRES AN ADDITIONAL WIRE FROM THE CONTROL
PANEL TO THE CARD FILS. CONNECTOR XAY PINJOB MAY BE

USED AS A TIE POINT FOR THE WIRE, CRB, CR9 AND RT. CIR3 INHERIC CIRCUIT.

		_			_	
d	İ	g	١	ŧ	a	

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator CR8I

12 Bit 🛛 16 Bit 🗌 18 Bit 🗍 36 Bit 💢

Title GDI MOD 100 CARD READER CHANGES (Continued)  Tech Tip CR8I-TT-4 Number					ip CR8I-TT-4 r	
All	Processor Applicability	Author Bob	Nunley	Rev	0	Cross Reference
	ا ا ا ا ورا ہوا	Approval W.	Cummins Dat	е		

IV. Control and Error Detectors (A3) (continued)

10-18-68/EN-4006B/C & E DET (A3)/Eliminate false "Stacker Fail" indications.

- 1) Short C2 with a jumper wire on back side of P.C. board,
- Cut printed circuit on front of board between C2 and A3A11-6.

4--18--68/EN-C-4006/C & E DET (A3)/Provide stacker jam detection after one card. (If A3 number is 4008--101, this mod has already been made.)

#### On the A3 module:

- 1) Open all printed circuits attached to All pins 4, 5, & 6.
- 2) Jumper A3A11-4 to A3-22A.
- 3) Jumper A3A11-5 to A3-21A.
- 4) Jumper A3A11-6 to A3-20A.
- 5) Drill P.C. Board for 6.8K 1/4 W resistor (DEC #13-00463).
- 6) Solder one lead to A3A11-4. The other end solder to +5 volt and from A3-31A.
- 7) Add 101 after assembly.
- 8) This redesigns the stacker fail circuit and creates an extra "and" gate in A3All.



Title	GDI MOD 100 CARD REA	DER CHANGES (Continued)		Fech Tip Number	CR8I-TT-4
All	Processor Applicability	Author Bob Nunley	Rev	0	Cross Reference
	81 /2	Approval W. Cummins Da	te 07/31,	/72	

### GDI MOD 100 CARD READER CHANGES (continued)

#### V. One Shots (A-4)

4-18-69/EN-C-4009/one shots (A-4)/Provide faster recovery for S.O. one shots. (This mod has already been made if assembly number is 4010-101.)

- 1) Drill P.C. board for 1.0K resistor (DEC #13-0036-5).
  - Solder leads to A4-22A and +5 land from A4-31A.
- 2) Add 101 after assembly number; i.e., 4010-101.

 $2-13-69/{\rm EN}-4009/D/{\rm One}$  Shots (A4)/ On rare occasions a "light check" is indicated as the last card is read. By pass switching transients in Mod 100 and Mod 500 readers.

#### On A4:

- 1) Add a 2500 PF 10V cap between A4-28A and ground.
- 2) Show cap on drawing C-4009, designation as C17.

Robert Nunley/February 1971

Title	GDI MODEL 100 CARD I UNDOCUMENTED WIRING	READER TECHNICAL MANUAL VARIATIONS	Tech T Numbe	
All	Processor Applicability	Author John Breyer	Rev 0	Cross Reference
х		Approval W. Cummins Da	te 02/20/73	CR03-TT-4 (CPL

Title	GDI MODEL 100 CARD F UNDOCUMENTED WIRING	EADER TECHNICAL MANUAL VARIATIONS	Tecl Nun	Tip nber CR8L-TT-1
All	Processor Applicability	Author John Breyer	Rev 0	Cross Reference
X		Approval W. Cummins Date	02/16/	73 CR03-TT-4 (CPL)

PAGE 100	PAGE REVISION	Harris 10 1 - 1011 - 1	
I WOL TOO	BLAGE VEALUR V	)    PUBLICATION DATE	Tully 31 1972 I
		ODE: ON: ON DATE	Dury Jr, roiz

		Ct 13
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator CTS
ananga	12 Bit X 16 Bit X 18 Bit 36 Bit	

T	itle	MISSING	ADJUSTMENT	PROCEDURE FO	R PUNCH	MAGNET. Tec Nur	n Tip nber CTS-TT-1
1	AII	Processo	or Applicability	Author S. L	AMOTTE	Rev 0	Cross Reference
1	 8	111	1 1 1 1	Approval S . I	AMOTTE	Date 5/10/74	

Adjust when necessary, or after any punch magnet has been replaced.

- Loosen the acutator coil locking screw (long screw thru center of all punch magnets). This will allow the magnets C cores a little play in their position.
- 2. Rotate crank shaft knob until timing dial is set to 130 degress. All amartures should be flush against their respective  $\boldsymbol{\zeta}$  cores.
- Turn machine power on, and push each armature coil so they are tight against the punch armature.
- 4. Tighten the acutator coil locking screw.

To check adjustment, place a card in the punch station, and rotate crankshaft thru a cycle, no hole should be punched.

Decision data is in final checkout of the new adjustment procedure, which corrects this deficiency.



# FIELD SERVICE TECHNICAL MANUAL

12 Bit 😨	16 Bit	18 Bit 🗌	36 Bit 🗍

Option or Designator
DATA
COMMUNICATIONS

Title	COMMUNICATION CABLE		Tech Tip Number DATA.COM. TT-1		
All	Processor Applicability	Author Bill Freeman	Rev	0	Cross Reference
۱ " ا	ا ا ما معاما	Approval W Cumming Date			

Cables interfacing DEC terminals (communication interfaces) to data sets come in several varieties depending upon the terminal to be utilized. The following are cable types issued by DEC and the terminal interface that the cable may be used with:

Cable	Interface
BCØlA	8/I, 8/L, DCØ2
BCØlB	DCØ8F
BCØ1C	8, DCØ8B, PTØ8B, PTØ8C
BCØlE	DCØ8B
BCØ1J	8/I, 8/L, 12, DCØ2*
BC01V	KL8E, KL8F, KL8M, DP8EA
70-5717	PTØ8F, PTØ8FX, 689 MQ, 689 MA
74-6139	689AF, 689AG
7Ø-5639	DPØ1A
74-6136	689 ADF
74-7226	DCØ8H
BCØ5C	DP86A

Following is a table giving the standard signals assigned by EIA Standard RS232. Each data cable is listed giving the pins utilized on the data set connector (TYPE DB25P - The hood is Type DB51226-1). Of the several data sets available below are listed the most common along with any differences they have in relation to the EIA Standard. The data sets are also noted on the following table in relation to the signals they used.

\* Utilizes Type DBM255 Female Data set connector.

Data Set	Differences from Standard
* Bell 193 A,E, G,H	
# Bell 10JF	Pin 11 and 12 are originate mode and local mode respectively
+ Bell 2 <b>%</b> 2,C,D	Pin 19 remote release Pin 20 remote control Pin 21 Ready Pin 22 Ring indicator 1 Pin 23 Ring indicator 2
** Bell 201 Synchronous modem	

7	
ρ	
Ф	
Œ	
۰	
C	
4	

ata									E TYPE					
et.	EIA-RS232	1			BC01A	BC01B	BCOIC	BCOLE	BC01J	BC01V	70-5717	74-6139	BC05C	70-5639*1
in*	Pin Assignments		,	,	M850	W853	G857	G857	м850	BERG	W023	W023	BERG	W023
1	Protective GND	*		+	х	x	x	Tied to	x ·	Tied to	х	х	х	х
<del>- 2</del>	Transmitted Data	*	1	+	X	X	X	X	X	X	Х	X	Х	X
3	Receive Data	*	1	+	X	X	X	X	Х	X	X	X	Х	X
4	Request to Send		1	+		X				X		х	X	X
- 5	Clear to Send	*	1	+		X		X	X	X			Х	X
6	Data Set Ready	*	*	+		х		Tied to	Tied to	X			х	x
7	Signal GND	*		+	X	X	X	X	X	X	X	Х	X	X
B	Data Carrier Detect	*	1	Ŧ		х		Tied to	Tied to	x		x	x	х
9	Reserved for testing	*	1	+									X	
10	Not to be used in terminal	*	1	+									Х	
ii l		<del>                                     </del>	1	_						X			Х	
12	Sec. Rec. Line Sig.			Г		×				×			x	
13	Sec. Clr to Send		-	1									X	
14	Secondary Transmitted Data			_		X							X	X
15	Transmit Signal Element					х				X			X (note)	×
16	Secondary Received Data			T-									X	
17	Receive Sig. Element Timing		Γ							Х			(note)	х
18			-										X	
19	Secondary Request to Send		T	+									X	
20	Data Terminal Ready	*		+	X	Х	X			Х	X	X	X	×
21	Signal Quality Detector			+									X	
22	Ring Indicator	*		+		X				X		X	X	X
23	Data Signal Rate Selector		L	+				7					X	ļ
24	Transmit Sig. Element Timing		Γ	Γ		х				×			х	<u>*</u>
5			_			x	1			X		X	Х	·

NOTE: Shielded conductor tied to ground pins on both ends.

DATA COMMUNICATIONS

digital
---------

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

Title	COMMUNICATION CABLE I	NTERFACE INFORMATION		Tech Tip Number	DATA COM_TT_1
All		AuthorBill Freeman		0	Cross Reference
^"	8 81 81 12	Approval W. Cummins	Date		
				11 - m	

Data		Cable '	Ivpe
Set	801 Automatic Calling Unit	74-6136	Гуре 74-7226
Pin#	Pin Assignment	W023	W853
1	Frame Ground	x	х
2	Digit Present	х	х
3	Abondon Call & Retry	х	x
4	Call Request	х	х
5	Present Next Digit	х	х
6	Power Indication	х	х
7	Signal Ground	х	х
8	Section 1997 and 1997		х
9	Reserved		
10	Reserved		
11			
12			
13	Data Set Status		х
14	Digit 1	х	х
15	Digit 2	х	х
16	Digit 3	x	х
17	Digit 4	х	x
18	Reserved		
19	Reserved		ļ
20	Reserved		x
21	Reserved		<u> </u>
22	Data Line Occupied	х	x
23	Reserved		
24			L
25	Reserved		

Title	SPEED SELECTION OF	DC02-TT-1		
Ali	Processor Applicability	Author W. Freeman	Rev ø	Cross Reference
	81	Approval W. Cummins	Date 07/31/72	M453-TT-1

Title					Tech Tip Number DC 0 2 F - TT - 1			
All	Proc	essor Ap	plicability	Αι	uthor	Rev	0	Cross Reference
1 1	12			Ar	pproval H. Long	Date 8 - 17	-72	

When clearing TTY Keyboard flag, Reader run is set causing tape to advance this is undesirable in some programming situations.

#### CORRECTION:

Clear Flag with IOP4 (Read Buffer) and set Reader run with IOP2. TT AC clear L. Sets Reader run instead of KCCL. TT I Strobe H on input of KCCL, instead of grd.

wiring to be done on each in DCO2, ABO9, AB10, etc.

Delete: (KLCL) A09V2 A09E2 (GND) B09D1 B09C2

(GND) BO9D1 BO9T1 (if present)

Add (TT AC clear L) B09E2 A09V2 (TT I Strobe H). B09D1 A09V1

Note: Pins BO9D1, B10D1, etc. are bussed to gnd. Bus must be cut.

digital	FIELD SERVICE TECHNICAL MANUAL	
a la	12 Bit X 16 Bit 18 Bit 36 Bit	

Option or Designator DC08A

Title	680I (DC08)	JUMPER CONFIGURATION		Tech Tip Number	DC08A-TT-1
All	Processor Applicability	Author	Rev	0	Cross Reference
1	,,	Approval W. Cummins Da	ate 07/3]	/72	

The following is a list of possible jumper configurations for the M750 module in the DC08A:

## OUTPUT JUMPERS

DESIRED OUTPUT CONDITION	JUMPER FOR EVEN LINE	JUMPER FOR ODD LINE
Mark = Low	E2 to U2	R2 to T2
Mark = High	F2 to U2	P2 to T2
INPUT JUMPERS		
DESIRED INPUT CONDITION	JUMPER FOR EVEN LINE	JUMPER FOR ODD LINE
Mark = Low	J1 to M2	K1 to N2
	Cl to Hl	El to L2
Mark = Low	D2 to M2	N2 to V1
Filtered	Al to Jl	Kl to Ul
İ	Cl to Hl	El to L2
Mark = High	Cl to M2	El to N2
Mark = High	D2 to M2	N2 to V1
Filtered	Al to Cl	El to Ul

The input and output conditions required for the DCO8 options are listed below. The required conditions for the particular option can be obtained by M750 jumper installation as detailed in the table above.

OPTION	OUTPUT	INPUT
DC08B using W076D mod-		
ules	Mark = Low	Mark = Low Filtered
		Mark = Low*
DC08B using BC01 cables	Mark = Low	Mark = Low
DC08F, FE, and FF	i	
using BC01B cables	Mark = Low	Mark = Low
689AG or 689MQ using	i	
W670 and W570 modules	Mark = High	Mark = High
DC08C using G856 or		
G860 modules (Polar or		
Positive Battery)	Mark = Low	Mark = Low
DC08C using G856 or		
G860 modules (Negative		
Battery)	Mark = High	Mark = High
DC08CS using G362 and		
G861 modules **	Mark = Low	Mark = Low

Title	6801 (DC08) JUMPER	Tech T Numbe		
All	Processor Applicability	Author	Rev <sup>0</sup>	Cross Reference
	81	Approval W. Cummins	Date 7/31/72	

Low and High refer to polarities as seen at the input (Pin El, Cl) and Output (Pin S2, S1) of the M750 line I/O control module for each line. Low - 0 volts DC and High = +3 volts DC.

- \*\*\* Jumpers on G861 parallel for POSITIVE Battery
  "X" for negative battery
  G862 no chance
- \* All input jumpers for DC08B options are factory wired as Mark = Low. If noise problems develop with DC08B/W076D (Teletype lines) the jumpers should be changed to Mark = Low Filtered.

The ultimate method by which the input jumpers can be determined is to work back from the signal LINE MUX OUT # through the M750 logic to the input to the module. The polarity at FINE MUX OUT # must be +3 volts DC when at mark condition.

Title	· M	410 <i>-</i> F	EEL	C	LOCK						Tech Ti Number	
All	Pro	cessor	Appl	icab	ility	Author	Bil	L Freeman	n	Rev	0	Cross Reference
	81					Approval	Bill	Cummins	Date	07/3	1/72	M410-TT-1

PAGE	108	PAGE REVISION	PUBLICATION DATE	1

	FIELD SERVICE TECHNICAL MANUAL	Option or De
digital		DC08C
	12 Bit x 16 Bit 18 Bit 36 Bit	]

Title	Handling and Testing Wetted Relays ,	Boards	wi	th Mercury		Tech Ti Number	P DC08C-TT-1
All	Processor Applicability	Author	W.	Cummins	Rev	0	Cross Reference
	81	Approval	w.	Cummins	Date 07/	31/72	

or Designator

The following modules use mercury wetted relays in communication systems:

G852 G855 G856 G860

The manufacturer of the relays state there are two (2) general causes of relay failure.

- a. High voltage transients may exceed the contact ratings, overheat the contacts and cause them to weld together.
- b. Improper handling of the module on which the relays are mounted.

To eliminate the failure "a" the following should be noted:

The output from each module may be a high DC voltage taken from the switched contact of the relay. In the DC08C, the G856 is used when the battery is less than 80 volts while the G860 is used for a battery of greater than 80 volts. The difference between the two modules is the arc suppression across the switches output contact.


The input is a 100 ohm relay coil and cannot withstand a current greater than 100 ma. With this limitation the input cannot be connected directly to the output without a series current limiting resistor.

Since the coil current cannot exceed 100ma, and the coil resistance is fixed at 100 ohms, the value of the resistor will be a function of the battery voltage used with DC08C or DC08D interface. A typical resistor value would be 2.2K ohms, 2 watts for a 60 volt battery. The coil will operate at a minimum of about 8 ma, however optimum current range is 35-55ma.

A tester is available which includes a power supply which may be utilized if the customer's DC power (battery) is not available to supply voltage to the G856's or G860's. If the tester supply is used, it will probably be necessary to adjust the receive relay bias setting both when the tester is connected into the DC08C and when the system is returned to normal operation using customer battery (see Installation Manual, Section 9). It is therefore advisable to use the customer's battery whenever it is available.

Title	Hand Rela					ıg	Boards	wit	Mercury	Wetted	1	Tech Ti Number	
All	P	rocesso	r App	licat	oility		Author	W.	Cummins	R	lev	0	Cross Reference
	81						Approval	w.	Cummins	Date 0	7/3	31/72	

A simplified by typical representation of the input/output lines for test or installation would be:



WARNING: Damaging overheating will result if the DCO8-C tester is connected into a circuit and power is applied for a period exceeding six hours.

WARNING: Damaging overheating will result if the DC08-C tester is connected into a circuit and power is applied for a period exceeding six (6) hours.

According to the manufacturer, "b" (preceeding page) failures are essentially a result of operating the relay before the mercury has a chance to settle. When the board is in other than the normal operating position the contacts are immersed in mercury. When the board is inserted into the system and the relay is actuated, it is possible that the contacts, bridged by mercury, will allow a high current to flow, causing them to overheat and weld together. To help eliminate these "handling" failures, the following procedures are recommended by the manufacturer:

- Let the board remain stationary, plugged into the system, for a minimum of twenty-four (24) hours, or
- run the transmit relay without applying power to the contacts for several minutes or
- after inserting the boards, but before operating them, vibrate them gently by tapping them in the direction of the arrows with a pencil or module vibrator stick, etc., or

	FIELD SE	RVICE TE	Option or Designator		
digital	12 Bit 😠	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	DC08C to DC14
				77	ech Tip

Title	HANDLING OF BOARDS U	SING MERCURY WETTED	Tech Ti Numbe	
All	Processor Applicability	Author W. Cummins	Rev g	Cross Reference
^"	81     18	Approval W. Cummins	Date 07/31/72	

 vibrate as in part "3", but prior to insertion. After tapping them, handle them very carefully to eliminate splashing excess mercury back onto the contacts.

Part "4" is recommended as out standard Field Service procedure.

It is understood that many times these G series modules must be inserted or removed with power on. When this is done the module must remain in an orientation indicated by the arrows on the relays. IN NO CASE should the module be subjected to vibration since mercury splashing around inside the relay may cause direct shorts of high voltage DC to ground, ruining the module.

In some DC08C systems using G856 and G860 modules the relays are isolated from the battery by a separate fuse for each line in an 893 fuse panel. With such a panel, the four fuses associated with the line in question (remember, 2 lines to a module) should be removed prior to insertion or removal of the module.

Title	DC14 OPTION LIST					Tech Tip Number	DC14-TT-1
All .	Processor Applicability	Author	Larry	Goelz	Rev	0	Cross Reference
oxdot	14	Approval	George	Chaiss Cate	03/2	8/73	

The following options are used in the DC14

Option Description

DC14-A PDP14 Serial Interface Modules - These modules plug into the PDP14, one per

PDP14 that is connected to a PDP8E or PDP11. (M746-2, M748, M749, M589, M921)

DC14-LA Same as DC14-A but for a PDP14-L.

Modules are M748, M749, M589.

DC14-B Master Control - plugs into the PDP8,

one master control will handle up to is 15 channels of serial line. (M8332,

1 Channel Connector Panel.)

DC14-C Channel Logic, plugs into the PDP8 or

DD14-A, one channel logic per every PDP14 or PDP14-L connected to a PDP8 or PDP11. (M8333, 1 H851 Connector, 1 6-pin

Mate-N-Lock)

DC14-D Master Control - plugs into DD14-A, one master control will handle up to 15

channels of serial line. (M8334, 1

Channel Connector Panel.

Serial Interface System Unit, provides slots to accompodate DC14D and DC14C.

Used on PDP11.

Title	DOCUMENTATION LIST	DOCUMENTATION LIST					
All .	Processor Applicability	Author Larry Goelz	Rev <sub>0</sub>	Cross Reference			
l h	4	Approval G. Chaisson	Date 03/28/73				

The following documentation, describing the tecnnical characteristics of the DC14, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service personnel only.

DESIGNATION

DD14-A

DESCRIPTION

B-DD-DC14-Ø

DC14 Print Set

Engineering Note #5 (PDP8) #14 (PDP11)

MAINDEC-14-DBOAA-A

Diagnostic Tape & Writer

PAGE 112 PAGE REVISION 0 PUBLICATION DATE March 1973

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 😠	16 Bit 🔲	18 Bit 🗌	36 Bit 🗌	DC14

Title	DC14 ECO/FCO List	DC14 ECO/FCO List Tech T Number					
All	Processor Applicability	Author Larry Goelz	Rev 0	Cross Reference			
	14	Approval G. Chaisson	Date 03/28/73				

The following ECO/FCO listing is provided to insure that the ECO status of this equipment may be swiftly and accurately determined on site. Note that the "Indication of Accomplishment" column normally lists only a part of the total ECO and FCO documents must be consulted if further information is needed.

Equipment ECO Change Priority Units/Affected Purpose Ind. of Accomp.

M748 (DC14A) M748-00001 Mandatory All Units shipped prior to 3/15/72 MAX Baud Rate to operate w/o error

Title	DC14 IMPLEMENTATIO	Tech Tech Numbe		
All	Processor Applicability	Author Larry Goelz	Rev 0	Cross Reference
	14	Approval G. Chaisson	Date 03/28/73	

In order to install DC14, Serial Line Interface, in the field the following requirements must be met.

- 1. Have PDP14
- 2. Have PDP8 or PDP11
- 3. Have DC14-A, DC14-C, DC14-B (PDP8) or DC14-D (PDP11)
- Must have DC14-D cable for each PDP14 to run between processor and PDP14.
- 5. PDP14 must have ECO PDP14-00043 installed
- 6. M742 module must be Rev. F or higher with ECO M742-05 accomplished.
- 7. M741 module must be Rev. C or higher or have ECO M741-03 accomplished

Title	BAUD RATE FOR D	C14	Numbe	DC14-TT-5
All .	Processor Applicability	Author Larry Goelz	Rev ø	Cross Reference
	14	Approval G. Chaisson Date	e 7/11/73	

Due to an engineering oversite all baud rates other than 211.2KHz cannot be used on the DC14 option. This applies to all units shipped to date and all future units.

d i	qital	FIELD SE	RVICE TE	CHNICAL	MANUAL		Option or Designator  DEC/X8	
	Y	12 Bit X	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	] "	C/X8	
Title	DEC/X8 PA	Tech Tip Number	DEC/X8-TT-1					
All ,	Processor A	pplicability	Author Her	bener/Shel		Cross Reference		
	1 1 1	1 1 1	Anneoval m	D	Doto 01 /0		SFTWRE-TT-9	

Title	SYNOPSIS OF INFORMAT	ION ON	DEC-X8 SOFTWARE		Tech Ti Numbe	
All .	Processor Applicability	Author	Don Herbener	Rev	0	Cross Reference
1 1		ApprovalFrank Purcell Date 02/14/7			14/72	

Approval F. Purcell

This Tech Tip is a synopsis of all building and running information needed for the DEC-X8 Systems Exerciser Software Modules. Its purpose is to provide in concise form all information needed to run a software module. Each module will contain most of the following subdivisions:

- Module Description
- Initializing
- Requirements

Device Setup

- Restrictions
- ı. Running
- Operating Information
- J. Error Information
- E. Special Considerations
- K. Error Symbol Definitions.

Date 01/24/73

Building

Below is a list of current modules listed in this Tech Tip.

- 1. DC02 14. RF08DS DF32DS 15. RK8DS EAEALL 16. RK8EDS EAEDP 17. TASECS 5. FPP-12 18. TC01DT 6. HSRHSP 19. TC12LT 7. MRIOSA 20. TC58MT 8. MULTTY 21. TD8EDT 9. NOTFUN 22. TIMERA 10. OPRATE 23. TM8EMT 11. PLOTER 24. VCAD8E 12. PRNTER 25. VT8E
- 13. RANMRI

Title	SYNOPSIS OF	INFO ON	DEC/X8	SOFTWARE MODULES	(Con't Number DEC/X8-TT-2		
All	All Processor Applicability			Don Herbener	Cross Reference		
			Approv	al Frank Purcell Da			

THE DEC/X8 SOFTWARE MODULE INDEX CONTAINS A LIST OF CURRENT DEC/X8 SOFTWARE MODULES WITH INFORMATION PERTAINING TO THE FOLLOWING:

- 1. MODULE NAME
- 2. PRODUCT CODE INDICATING THE LATEST RE-VISION ("MAINDEC-X8-" ASSUMED).
- 3. DEVICE(S) TO WHICH THE MODULE APPLIES, A DEVICE(S) WHICH APPEARS ON THE SAME LINE AS AN ASTERISK (\*) IS BETTER TESTED BY ANOTHER MODULE WITHIN THE INDEX.
- 4. INTERRUPT DRIVEN OR BACKGROUND MODULE
- 5. NUMBER OF MEMORY PAGES REQUIRED BY THE MODULE
- RECOMMENDED RELATIVE DEC/X8 SOFTWARE PRIORITY LEVEL. THE RECOMMENDED LEVEL IS INDICATED BY THE "PRIORITY CODE" "A"

THROUGH "2", WHERE "A" REPRESENTS THE HIGHEST PRIORITY GROUPING ISTANTING AT LEVEL 00) SEQUENTIALLY TO "2" REPRESENT-ING THE LOWEST PRIORITY GROUPING (GENERALLY BACKGROUND). ANY MODULES BELONGING TO THE SAME PRIORITY GROUPING MAY BE PLACED IN ANY PRIORITY ORDER WITHIN THAT GROUP.

- 7. ALLOWABLE OMISSIONS FROM INCLUSION BECAUSE OF MEMORY LIMITATIONS, IF OMIS-SIONS ARE NECESSARY, IT IS RECOMMENDED THAT THOSE ITEMS WITH "OMISSION CODE" "A" BE OMITTED FIRST. THEN "B". ETC.
- 8. RECOMMENDED DEVIATIONS FROM AN EIGHT HOUR RUNTIME PERIOD. THE RECOMMENDED RUNTIME RESTRICTIONS NOTED IN THE INDEX ARE BASED UPON EITHER DEVICE WEAR OR OPERATOR COVERAGE CONSIDERATIONS. REMARKS APPLY ONLY TO THOSE DEVICES ON THE SAME LINE

THIS INDEX WILL BE UPDATED AS PART OF EVERY FUTURE DEC/X8 SOFTWARE RELEASE.

digital

12 Bit X

# FIELD SERVICE TECHNICAL MANUAL

18 Bit

36 Bit

16 Bit

Option or Designator DEC/X8

Tech Tip DEC/X8-TT-2 SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES Number Cross Reference Processor Applicability Rev Author ΑH Herbener Approval Frank Purcell Date 02/14/73 RECOMMENDED RUNTIME RESTRICTIONS NONE 30 MINUTES DURING 8 HOUR RUN 2 HOURS DURING 8 HOUR RUN 30 MINUTES DURING 8 HOUR RUN NONE 30 MINUTES DURING 8 HOUR RUN IF LA30 TERMINAL, 30 MINUTES DURING 8 HOUR RUN 5 CYCLES DURING 8 HOUR RUN NONE NONE NONE NONE NONE NONE NONE NONE NONE PONE NONE VONE NON NONE 3 Ν > 3 2 Ν N N 2 A SODE ۵ Ν I MEMORY PAGES 3ACK 3ACK 3ACK ACK 3ACK 3ACK ž ż ź Ę ż ž ž Ł ż ž ž STANDARD HIGH SPEED READER/PUNCH DF32/DF32-D DECDISK <W8/1 [8/L] A,B,C,D,E,F</p> VT05,VT06,TTY,RT02 LA30 APPLICABLE DEVICES LP08; LE-8 LS9-E; LS08 \*VT05; \*VT06; \*TTY \*LA30 CO1/TC08 DECTAPE CC-58 DECMAGTAPE EAE TYPE KE8-E IC12 LINCTAPE **4F08 DECDISK** RK8 DECDISK DK8-EA,EC,EP ROCESSOR ROCESSOR ROCESSOR ALL DC02'S PROCESSOR ALL EAE'S FPP-12 DIDCA-A DIDKA-C MAINDEC -XB-DIRFA-A DIFPA-A DIKEA-B HKEA-A DIPCA-A DITCA-B DTCA-A DITCB-C JIRKA-A NDFA-A DIKLA-A DILPA-B DIKAA-A JIKAD-B DIKAB-A DIKAC-B MULTTY NOTFUN RANMRI OPRATE EAEALL RNTER ST32DS TIMERA MRIDBA CO1DT C12LT **ICSBMT** F08DS SRHSP 3K8DS AEDP 202 FPP12

Title	SYNOPSIS	OF :	INFO	ON	DEC/X8	DEC/X8 SOFTWARE MODULES (			(Cont) Tech Tip Number DEC/X8-TT-2		
All	Processor Applicability				thor Don Herbener Rev 0 Cross Refe						
					Approv	ApprovalFrank Purcell Date 02/14/73					

NAME	.X8	APPLICABLE DEVICES	BACK	PAGES	CODE	CODE	RECOMMENDED HON TIME HEST RIC TONS
RK8EDS	DHRKA-A	RK8-E DECDISK	TNI	, 4	ш	z	NONE
TABECS	DHTAA-A	TA8-E DECCASSETTE	F	4	80	Z	NONE
TM8EMT	DHTMA-A	TM8-E DECMAGTAPE	IN	4	ш	Z	NONE
VT8E	DHVTA-A	VT8-E DECDISPLAY	IN	4	۵	z	NONE
VCAD8E	DHVCA-A	VC8-E DECDISPLAY AD8-E/AM8-E ADC	BACK	2	2	ပ	NONE
TD8EDT	DHTDA-A	TD8-E DECTAPE	BACK	4	Z	>	NONE
PLOTER	DIXYA-A	XY8-E,XY12,VP8! [8L]	Ī	4	g	ပ	1 HOUR DURING 8 HOUR RUN WITH PLOTTER IN REMOTE



# FIELD SERVICE TECHNICAL MANUAL

12 Bit 16 Bit 18 Bit 36 Bit

Option or Designator

DEC/X8

Title	SYNOPSIS	OF I	NFO	ON	DEC/X8	EC/X8 SOFTWARE MODULES (			(Cont) Tech Tip Number DEC/X8-TT-2		
All	Process	or Appl	licabil	ity	Autho	Author Don Herbener Rev		Rev	0	Cross Reference	
,						Approval Frank PurcellDate 02/14/73			4/73		

#### 1. DC02 MODULE DESCRIPTION

"COOZ" IS A DEC/XS SOFTWARE MODULE WHICH EXERCISES ANY DOOZ SERIES TELETYPE CONTROL. THE ACTUAL OUTPUT DEVICE MAY BE A TTY OR A CRT ASCII DISPLAY (VTOS-VTOS). EXERCISING IS ACCOMPLISHED VIA OUTPUTTING ONTO THE TTY PRINTER THE FOLLOWING MESSAGE:

"DEC/X8 EXERCISING DC02 LINE X"
"X" EQUALS THE LINE NUMBER IN THE DC02 CONTROL.

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2. OPTIONS: ANY HARDCOPY OR CRT ASCII DE-VICE WHICH IS TTY COMPATIBLE,
- 3. SPECIAL: NONE

## 3. RESTRICTIONS

NONE

## 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE MUST BE INITIALIZED BEFORE RUNNING.

## 4.2 BUILDING

I. JOB TYPE: INTERRUPT DRIVEN

- 2. PRIORITY: NON-CRITICAL; HOWEVER INTER-RUPTS MAY OCCUR AT A HIGH FREQUENCY.
- 3. JOB SLOT: ANY EXISTENT JOB SLOT; 2 PAGES REQUIRED.
- 4. STANDARD DEVICE CODES: 0110 STANDARD FOR RECEIVER 0120 STANDARD FOR TRANSMITTER.

#### 4.3 INITIALIZING

AFTER "DC02" IS PRINTED TYPE THE FOLLOWING:

"0" IF A DC02A, DC02D, DC02E OR
1 DC02F CONTROL.
"1"--"3" INDICATING THE NUMBER OF
ADDITIONAL DC02F CONTROLLERS.

## 4.4 DEVICE SETUP

THE OUTPUT DEVICES MUST BE POWERED UP AND ON LINE. THE INPUT DEVICES MUST BE DISABLED FROM CAUSING AN INTERRUPT.

#### 4.5 RUNNING

1. CNTR: UPDATED UPON EACH DC02 INTERRUPT

2. SR10: NO EFFECT 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

THE ONLY DETECTABLE ERROR IN THIS MODULE IS THE SETTING OF A KEYBOARD RECEIVER FLAG, WHEN THIS FLAG IS SENSED A "STATERR" IS REPORTED AND THE VALUE OF "CODE" CONTAINS THE DCGZ LINE THE KEYBOARD FLAG OCCURRED ON.

Title SYNOPSIS OF INFO ON DE	C/X8 SOFTWARE MODULES	(Cont) Tech T	ip r DEC/X8-TT-2
All Processor Applicability	Author Don Herbener	Cross Reference	

#### 1. DF32DS MODULE DESCRIPTION

"DF32DS" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A DF32/DF32-D DECDISK SYSTEM WITH UP TO FOUR DISKS. THE MAIN CHARACTERISTICS OF THIS MODULE A DE-

- READ/WRITE TRANSFERS VARY RANDOMLY FROM 1 TO 1000(8) WORDS:
- 2. DISK ADDRESSES ARE SELECTED RANDOMLY BETWEEN ADDRESS 00000 OF THE LOWEST NUMBERED DISK SPECIFIED AND ADDRESS 77777 OF THE HIGHEST DISK SPECIFIED.
- 3. TRANSFERS WILL OCCUR ACROSS DISK BOUND-ARIES AND IN THE CASE OF 4 DISK SYSTEMS WILL WRAP AROUND TO DISK 0.
- 4. EACH PASS OF THE EXERCISER LOOP EXECUTES WRITE/READ/DATA CHECK START-ING AT A RANDOMLY SELECTED DISK AD-DRESS.
- 5. THREE READS ARE DONE IN THE CASE OF A PARITY ERROR.

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- OPTIONS: DF32 OR DF32-D DECDISK CONTROL WITH UP TO 4 DISKS.
- 3. SPECIAL: NONE

#### 3. RESTRICTIONS

THERE MUST BE AN EXISTENT DISK 0.

## 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

## 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- PRIORITY: NON-CRITICAL BUT SHOULD BE PLACED HIGH ON THE LIST TO PROVIDE GREATER INTERACTION.
- JOB SLOTS: JF1 OR JF2 ONLY: 4 PAGES REQUIRED.
- 4. STANDARD DEVICE CODES: 0600 0610 0620
- 5. STANDARD WORD COUNT: 7750
- 6. STANDARD CURRENT ADDRESS: 7751

#### 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

IN ADDITION THE FOLLOWING MODULE LOCA-TIONS MAY BE CHANGED AS INDICATED TO ACHIEVE THE DESIRED RESULTS.

- "REPORT" (0424) MAY BE CHANGED FROM 0007 TO 000X WHERE ANY CLEAR BITS ARE NOT REPORTED AS ERRORS. BIT ASSIGNMENT IS THE SAME AS FOR THE DF32/DF32-D STATUS REGISTER.
- "PARITY" (0721) MAY BE CHANGED FROM 0006 TO 0007 TO INHIBIT DATA CHECKING AFTER PARITY ERRORS.

CODE	DEFINITION	RESPONSE	LIMITS	PRESET
Α	LOWEST DISK	N	0-3	0
В	HIGHEST DISK	N	0-3	0
С	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM
D	DISK ADDRESS AT WHICH TRANSFER BEGINS	0 FOR RANDOM 1 NNOO NNNN (EDA) (DMA)	LEGAL ADDRESS	RANDOM
Ε	TRANSFER LENGTH	0 FOR RANDOM 1 NNNN	0001-1000	RANDOM
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN	LEGAL DESIGNATOR	RANDOM

d	i	g	i	t	a	
				-	_	_

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🔀 16 Bit

18 Bit

36 Bit

DEC/X8

Title SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES (CONT) Number DEC/X8-TT-2

All Processor Applicability Author Don Herbener Rev 0 Cross Reference

Approval Frank Purcell Date 02/14/73

## 4.4 DEVICE SETUP

WRITE ENABLE ALL DISKS TO BE EXERCISED.

#### AS DUNNING

- CNTR: UPDATED AFTER A WRITE/READ/DATA
  CHECK OPERATION IS COMPLETED.
- 2. SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN SET TO A 1, THE CURRENT DISK STARTING ADDRESS IS RETAINED.

#### 5 ERROR INFORMATION

ALL STATUS REGISTER INDICATED ERRORS ARE REPORTED AS STATUS ERRORS. DATA ERRORS IN THE DATA ERROR FORMAT.

#### 5.1 ERROR SYMBOL DEFINITIONS

CODE:

0002 READ

0004 WRITE

0012 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON A WORD BY WORD CHECK). THIS TYPE OF ERROR MAY BE REPORTED AFTER A PARITY ERROR AND INC. AND THE PROPERTY THE TRANSFER PRIOR TO COM-PLETION AND THEREBY CAUSED A SOFTWARE SUMCHECK ERROR: 2) THE DATA TRANS-FERRED WAS GOOD.

- 003X TRANSFER INCOMPLETE (WORD COUNT NON-ZERO BUT NO STATUS REGISTER ERROR BIT IS SET)
- 0042 THIS ERROR MAY FOLLOW CODE 0032 REPORTS AND INDICATES THAT ALTHOUGH A TRANSFER WAS INCOMPLETE THE DATA THAT WAS TRANSFERRED WAS GOOD.

01XX INDICATES NXD/WLS BIT IS NXD

02XX INDICATES NXD/WLS BIT IS WLS

- SA: FINAL CONTENTS OF THE STATUS
  REGISTER (ALL 12 BITS FROM
- SB: CURRENT BUFFER DESIGNATOR
- SC: INITIAL WORD COUNT
- SD: FINAL WORD COUNT
- SE: INITIAL CURRENT ADDRESS
- SF: FINAL CURRENT ADDRESS
- SG: INITIAL EDA (INCLUDING FIELD BITS)
- SH: INITIAL DMA
- SI: FINAL EDA (ALL 12 BITS FROM
- J: FINAL DMA
- DA: BUFFER ADDRESS
- DB: GOOD DATA WORD
- DC: BAD DATA WORD

Title	SYNOPSIS	OF	INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont) Tech T	Tech Tip nt) Number DEC/X8-TT-2		
All	All Processor Applicability				Author	Don Herbener	Cross Reference			
L					Approv	<sup>val</sup> Frank Purcell <sup>Da</sup>	]			

#### 1. EAEALL MODULE DESCRIPTION

"EAEALL" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES THE MUY, DVI, SHL, ASR, LSR AND NMI INSTRUCTIONS IN ALL FAMILY-OF-8 EAE'S. IN THE KE8-E EAE BOTH MODES "A" AND "B" ARE UTILIZED. REFER TO PARAGRAPH 4.3 FOR INITIALIZING INFORMATION.

"EAEALL" IS DIVIDED INTO FIVE TEST SECTIONS, TEST X000 THROUGH X004. TEST X000 EXERCISES MUY AND DVI BY SOLVING THE PROBLEM:

#### A\*B/B\*B/A\*A/B\*B/A=B

TESTS X001 THROUGH X003 EXERCISE SHL, LSR, AND ASR RESPECTIVELY. THE NUMBER OF SHIFTS RANGE FROM 1 TO 40 37 IN A KEBE EAE MODE "B"). THE MAXIMUM NUMBER OF SHIFTS ALLOWED MAY BE CHANGED BY THE LISE R

TEST X004 EXERCISES THE NMI INSTRUCTION.
THE RESULT OF THE NORMALIZE IS CHECKED BY
THE USE OF THE ASR INSTRUCTION.

SINCE TESTS XOOI THROUGH XOO4 MAY CAUSE "DATA REQUEST LATE" OR "DATA RATE" ERRORS ON SOME HIGH SPEED DIRECT MEMORY ACCESS (DATA BREAK) DEVICES, THE USER HAS THE ABILITY TO SPYASS THESE TESTS AND RUN JUST TEST XOOO MAY ALSO CAUSE SIMILAR ERRORS TO OCCUR

#### 2. REQUIREMENTS

- A. PROCESSORS: PDP-8, 8/I, 8/E, 8/M OR PDP-12.
- B. OPTIONS: EXTENDED ARITHMETIC ELEMENT
- C. SPECIAL: NONE

#### 3. RESTRICTIONS

NONE

## 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES A NON-VOLATILE STEP COUNTER AND GT FLAG. SR5 SHOULD BE SET TO 0 WHEN THIS MODULE IS RUNNING SINCE THE MQ IS UTILIZED.

"DATA REQUEST LATE" OR "DATA RATE"
ERRORS MAY OCCUR IF THIS MODULE IS RUN
WHILE EXERCISING A HIGH SPEED DIRECT
MEMORY ACCESS (DATA BREAK) DEVICE

#### 4.2 BUILDING

- A. JOB TYPE: BACKGROUND
- B. PRIORITY: MUST HAVE LOWER PRIORITY
  THAN ALL INTERRUPT JOBS; OTHERWISE
  UNIMPORTANT
- C. JOB SLOTS: JOB SLOTS JF1 AND JF2 ONLY; 4 PAGES REQUIRED.

#### 4.3 INITIALIZING

AFTER "EAEALL" IS PRINTED THE USER SHOULD TYPE THE NUMERICAL CODE NN INDICATED TO ACHIEVE THE DESIRED RESULTS.

#### CODE

#### ODE RESULT

- 00 SPECIFIES A PDP-8, 8/I OR PDP-12 EAE, OR "A" MODE ONLY IN A KE8-E EAE. SHIFT AND NORMALIZE TESTS ARE BYPASSED.
- 01 SAME AS "00" EXCEPT ALL TESTS
- 10 "B" MODE ONLY IN A KE8-E EAE. SHIFT AND NORMALIZE TESTS ARE BYPASSED.
- 11 SAME AS "10" EXCEPT ALL TESTS ARE RUN.
- 20 BOTH "A" AND "B" MODES ARE UTILIZED IN A KE8-E EAE. SHIFT AND NORMALIZE TESTS ARE BY-PASSED.
- 21 SAME AS "20" EXCEPT ALL TESTS ARE RUN.

#### NOTE

THE PRESET CONDITION IS "21".

IN ADDITION, THE MAXIMUM NUMBER OF SHIFTS CAR BE CONTROLLED BY SETTING LOCATION "KXXXXX" (0364) TO THE MAXIMUM NUMBER OF SHIFTS WIL ATHE 10 COMMAND, WHEN IN REPE EAE "A" MODE OR IF A PDP-8, BI OR PDP-12 EAE, THE MAXIMUM NUMBER OF SHIFTS WILL BE SAME AS THAT SPECIFIED IN KXXXXX, HOWEVER, IN KEBE "B" MODE THE MAXIMUM NUMBER OF SHIFTS WILL BE ONE LESS THAN SPECIFIED IN KXXXXX.THUS LOCATION IS PRESET TO GOOD.

#### 4.4 DEVICE SETUP

NONE

## 4.5 RUNNING

- A. CNTR: UPDATED AFTER ONE PASS THROUGH ALL TESTS.
- B. SR10: NO EFFECT.
- C. SR11: NO EFFECT.

## 5. ERROR INFORMATION

ALL ERRORS RESULT IN A "STATERR" REPORT. THE MEANINGS OF THE VARIOUS STATUS WORDS, SA, SB, ETC. VARY ACCORDING TO THE CONTENTS OF "CODE".

DIGITAL EQUIPMENT CORPORATION

d i	g	j	E	а		
-----	---	---	---	---	--	--

## FIFI D SERVICE TECHNICAL MANUAL

12 Bit [X 16 Bit 18 Bit 36 Bit 🗍 Option or Designator DEC/X8

Title	SYNOPSIS OF INFO ON D	(Cont)r Tech Ti	p DEC/X8-TT-2	
All	Processor Applicability	Author Don Herbener	Rev <sub>0</sub>	Cross Reference
\ \ \ \ \ \		Approval Frank Purcell	Date 02/14/73	

#### 5.1 "CODE" DEFINITIONS

BIT 0 OF THE "CODE" WORD INDICATES THE EAR MODE WHILE BITS 9-11 INDICATE THE FAILING

CODE WORD 000X INDICATES A FAILURE IN TEST X WITH THE EAE IN MODE "A" OR IN A PDP-8, 8/1

CODE WORD 400X INDICATES A FAILURE IN TEST X WITH THE EAE IN MODE "B" (KES-E EAE ONLY).

## 5.2 STATUS WORD DEFINITIONS

A. IF CODE=X000 (MUY, DVI ERROR), THEN:

SA: OPERAND A

SB: OPERAND B

SC: FINAL AC (REMAINDER AFTER FINAL DVI)

SD: FINAL MQ (QUOTIENT)

SE: FINAL LINK (BIT 0), GT FLAG (BIT 1)

AND STEP COUNTER (BITS 7-11)

SF: FINAL AC SHOULD BE (SIMULATED)

SG: FINAL MQ SHOULD BE (SIMULATED)

SH: FINAL LINK, GT FLAG AND STEP COUNTER SHOULD BE (SIMULATED)

B. IF CODE=X001 (SHL) ERROR, X002 (LSR ERROR), OR X003 (ASR ERROR), THEN:

SA: STARTING AC

SB: STARTING MQ

SC: FINAL AC SD: FINAL MQ

SE: FINAL LINK (BIT 0), GT FLAG (BIT 1) AND

STEP COUNTER (BITS 7-11).

SF: FINAL ACSHOULD BE (SIMULATED) SG: FINAL MO SHOULD BE (SIMULATED)

SH: FINAL LINK, GT FLAG AND STEP COUNTER SHOULD BE (SIMULATED)

SI: NUMBER OF SHIFTS IN BITS 7-11

#### NOTE

THE ACTUAL NUMBER OF SHIFTS IN A PDP-8, 8/I OR PDP-12 OR IN "A" MODE IS ONE GREATER THAN INDICATED.

## C. IF CODE=X004 (NMI ERROR), THEN:

SA: STARTING AC

SB: STARTING MQ

SC: CONTENTS OF AC AFTER NMI SD: CONTENTS OF MO AFTER NMI

SE: CONTENTS OF LINK (BIT 0), GT FLAG (BIT 1) AND STEP COUNTER (BITS 7-11) AFTER NMI.

SF: CONTENTS OF AC AFTER ASR CHECK

(MAY BE SIMULATED)
SG: CONTENTS OF MQ AFTER ASR CHECK

(MAY BE SIMULATED)

Title	SYNOPSIS OF INFO ON I	DEC/X8 SOFTWARE MODULES	(Cont Numb	Fip DEC/X8-TT-2
All .	Processor Applicability	Author Don Herbener	Rev <sub>0</sub>	Cross Reference
		Approval Frank Purcell Dat	e 02/14/73	1

## 1. EAEDP MODULE DESCRIPTION

"EAEDP" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES THE DPSZ, DCM, DPIC, DAD, DST, and SAM INSTRUCTIONS IN THE KE8-E EAE. ALL OPERATIONS ARE IN MODE "R"

"EAEDP" IS DIVIDED INTO FOUR TEST SECTIONS, TEST 4000 THROUGH 4003. TEST 4000 VERIFIES THAT DPSZ SKIPS WITH AC.MQ=0.

TEST 4001 VERIFIES THAT DPSZ DOES NOT SKIP WHEN AC,MQ ARE NON-ZERO.

TEST 4002 EXERCISES THE DAD, DST, DPIC, DCM AND DPSZ INSTRUCTIONS BY SOLVING THE FOLLOWING PROBLEM:

REFER TO ADDRESS "PROB" (0250) FOR THE INSTRUCTION SEQUENCE USED.

TEST 4003 EXERCISES THE SAM INSTRUCTION. REFER TO ADDRESS "SAMTST" (0300) FOR DETAILS

#### 2 RECHIREMENTS

- A. PROCESSORS: PDP-8/E OR PDP-8/M
- B. OPTIONS: KE8-E EAE
- C. SPECIAL: NONE

#### 3. RESTRICTIONS

NONE

#### 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES A NON-VOLATILE GT FLAG. SR5 SHOULD BE SET TO 0 WHEN THIS MODULE IS RUNNING SINCE THE MQ IS UTILIZED.

#### 4.2 BUILDING

- A. JOB TYPE: BACKGROUND
- B. PRIORITY: MUST HAVE LOWER PRIORITY THAN ALL INTERRUPT JOBS; OTHERWISE UN-IMPORTANT
- C. JOB SLOTS: ANY EXISTENT JOB SLOT: 2 PAGES REQUIRED.

## **4.3 INITIALIZING**

NONE REQUIRED. "IJFX" RESULTS IN "EAEDP" BEING PRINTED AND A RETURN TO MONITOR.

#### AA DEVICE SETUD

NONE

#### 4.5 RUNNING

- A. CNTR: UPDATED AFTER ONE PASS THROUGH ALL TESTS
- B. SR10: NO EFFECT
- C SP11: NO ECCCT

#### 5. ERROR INFORMATION

ALL ERRORS RESULT IN A "STAT ERR" REPORT. THE MEANINGS OF THE VARIOUS STATUS WORDS. SA, SB, ETC. VARY ACCORDING TO THE CONTENTS OF "CODE".

#### 5.1 "CODE" DEFINITIONS

"CODE" INDICATES THE FAILING TEST: 4000 THROUGH 4003.

#### 5.2 STATUS WORD DEFINITIONS

- 1. IF CODE=4000 (DPSZ SKIP ON ZERO ERROR) OR 4001 (DPSZ NO SKIP ON NON-ZERO ERROR),
  - SA: STARTING MQ BEFORE DPSZ
  - SB; STARTING AC BEFORE DPSZ
  - SC: MQ AFTER DPSZ (SHOULD BE THE SAME AS SA)
- SD: AC AFTER DPSZ (SHOULD BE THE SAME AS SRI
- 2. IF CODE=4002 (DAD, DST, DPIC, DCM, OR DPSZ ERROR), THEN:
  - SA: LEAST SIGNIFICANT 12 BITS OF OPERAND
  - SB: MOST SIGNIFICANT 12 BITS OF OPERAND

  - SC: FINAL MQ (SHOULD BE 0000) SD: FINAL AC (SHOULD BE 0000)
  - SE: FINAL LINK/GT WITH LINK IN BIT O (LINK SHOULD BE 1).
- 3. IF CODE=4003 (SAM ERROR), THEN:
  - SA: STARTING MO
  - SB: STARTING AC
- SC: FINAL MO. SD: FINAL AC
- SE: FINAL LINK AND GT FLAG (BIT 0=LINK,
- RIT 1mGT) SF: FINAL MQ SHOULD BE (SIMULATED)

- SG: FINAL AC SHOULD BE (SIMULATED)
  SH: FINAL LINK AND GT FLAG SHOULD BE (SIMULATED)

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
digital					DEC/X8
	12 Bit 🔀	16 Bit 🔲	18 Bit 🔲	36 Bit 🔲	·

Title	STNOPSIS OF INFO ON	DEC/X8 SOFTWARE MODULE	(Cont Numbe	
All	Processor Applicability	Author Don Herbener	Rev <sub>0</sub>	Cross Reference
		Approval Frank Purcell Dat	e 02/14/73	

#### 1. FPP-12 MODULE DESCRIPTION

"FPP12" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES THE FLOATING POINT PROCESSOR OPTION. THE FPP12 IS A SUBPROCESSOR WITH SINGLE CYCLE DATA BREAK DIRECT MEMORY ACCESS.

THIS MODULE OPERATES IN THE FOLLOWING WAY:

ASSIGN A RANDOM BUFFER THEN MODIFY THE PP12 INSTRUCTION SET AS TO THE MEMORY FIELD AND ADDRESS OF THE BUFFER, THEN LOAD THE "APT" TABLE INTO MEMORY AND LOAD THE FP9 BUFFER FIELD AND STARTING ADDRESS POINTER REGISTERS AND START THE FPP12, WHEN AN INTERRUPT OCCUMS (NORMALLY ADDRESS POINTER REGISTERS AND START THE FPP12, WHEN AN INTERRUPT OCCUMS (NORMALLY INCREMENT THE MODILE CONTROLLE OF THE PP12 AND ADDRESS POINTER THE PP12 THE PP12 THE PP12 THE PP12 THE PP12 THE PP12 THE PP12 THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE P12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE P12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE P12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE P12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE P12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING MEMORY FIELD THE P12 CODE IN ALL EXISTING MEMORY FIELD THE PP12 CODE IN ALL EXISTING THE PP12 CODE IN ALL EXISTING THE P12 CODE IN ALL EXISTING

## 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2. OPTIONS: FPP12
- 3. SPECIAL: NONE

## 3. RESTRICTIONS

NONE

#### 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

#### 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL
- 3. JOB SLOT: JF1 OR JF2 ONLY, 4 PAGES RE-
- 4. STANDARD DEVICE CODE: 0550

#### 4.3 INITIALIZING

AFTER "FPP12" IS PRINTED TYPE THE FOLLOWING PARAMETER:

FOR RANDOM BUFFER USAGE (NORMAL): FPP12 [0]

FOR A SPECIFIC BUFFER ONLY:

FPP12 [1] [NNNN]
WHERE NNNN IS A LEGAL BUFFER DESIGNATOR

#### 4.4 DEVICE SETUP

NONE

## 4.5 RUNNING

- 1. CNTR: UPDATED UPON EACH FPP12 INTER-
- RUPT
  2. SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

- ERRSA = INCORRECT EXPONENT
- ERRSB = INCORRECT MOST SIGNIFICANT WORD
- ERRSC = INCORRECT LEAST SIGNIFICANT WORD
  - ERRSD = CORRECT EXPONENT
  - ERRSE CORRECT MOST SIGNIFICANT WORD
- ERRSF = CORRECT LEAST SIGNIFICANT WORD
- CODE BUFFER DESIGNATOR

Title	SYNOPSIS OF I	NFO ON	DEC/X8	SOFTWARE MODULE	(Cont)	Tech Tip Number	DEC/X8-TT-2
All	Processor Applie	icability	Author	Don Herbener	Rev	ø	Cross Reference
1	1   1   1		Approva	Frank PurcellD	ate 02/1	4/73	

#### 1 HSRHSP MODULE DESCRIPTION

"HISHNSP" IS A DEC/X8 SOFTWARE MODILE WHICH EXERCISES THE STANDARD DEC HIGH SPEED READER AND/OR PUNCH OPTIONS. THE READER AND PUNCH MAY BE RUN SEPARATELY OR SIMULTANIBOUSLY DEPENDENT ON MODULE HITALIZATION, THE ONLY PATTERN WED IS THE SMECIAL BUNARY COUNT PATTERN' WHICH COUNTS AT THE SMECIAL BUNARY COUNT PATTERN' WHICH COUNTS AT THE SMECIAL BUNARY COUNT PATTERN' WHICH COUNTS AND PATTERN' WHICH COUNTS AND PATTERN COUNTS AND PATTERN' WHICH COUNTS AND PATTERN' WHICH COUNTS AND PATTERN' WHICH COUNTS AND PATTERN' WHICH COUNTS AND PATTERN' COUNTS AND PATTERN' COUNTS AND PATTERN' COUNTS AND PATTERN' COUNTS AND PATTERN' COUNTS AND PATTERN' COUNTS AND PATTERN

THE PUNCH PORTION PUNCHES ABOUT A 3/4 INCH THICKNESS OF TAPE INCLUDING LEADER AND TRAILER, WHEN THE PUNCH IS DONE AND THE READER IS NOT BUSY THE JOB IS AUTOMATICALLY KILLED AND SO INDICATED BY A STATUS ERROR REPORT (CODE: 0000).

THE READER PORTION READS A TARE PREVIOUSLY PUNCHED BY THE PUNCH ROUTING OF THE
"SPECIAL BINARY COUNT PATTERN" TEST TARE
(MAINDEC-00-024-PT). THE READER ROUTINE
WILL ACCEPT NO MORE THAN 1000/8) FRAMES OF
LEADER. END OF TAPE IS THAT TIME
LEADER. END OF TAPE AT THAT TIME
KILLED AND ON REPORTED AS A STATUS ERROR
(CODE 0000). ANY OTHER ERRORS ARE REPORTED
AS DESCRIBED IN PARAGRAPH 5 BELOW.

#### NOTE

BOTH THE READER AND PUNCH ARE OPERATED AT THE HIGHEST SPEED POS-SIBLE. NO INTENTIONAL STALLS ARE GENERATED. IT IS IMPOSSIBLE TO FEED THE TAPE FROM THE PUNCH DIRECTLY INTO THE READER.

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- 2. OPTIONS: STANDARD DEC HIGH SPEED READER AND/OR PUNCH TYPES "PR", "PP",
- SPECIAL: IF NO PUNCH IS AVAILABLE, USE THE "SPECIAL BINARY COUNT PATTERN" TEST TAPE (MAINDEC-00-D2G4-PT).

#### 3. RESTRICTIONS

THE PAPER TAPE BEING PUNCHED MUST NOT BE FED DIRECTLY TO THE READER. TO RUN BOTH THE READER AND PUNCH SIMULTANEOUSLY IT WILL BE NECESSARY TO USE THE PUNCH ALONE TO PRE-PUNCH THE FIRST READER TAPE

#### 4. OPERATING INFORMATION

### 4.1 SPECIAL CONSIDERATIONS

IT IS LEGAL TO BUILD TWO OF THESE MODULES INTO THE EXERCISER. ONE SHOULD BE SET UP FOR PUNCH ONLY, THE OTHER FOR READER ONLY. THIS WILL ALLOW THE READER TO BE USED MORE FREQUENTLY.

#### 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NOT CRITICAL, HOWEVER THE READER WILL CAUSE FAIRLY FREQUENT IN-TERRUPTS (ABOUT ONCE EVERY 3.3 MILLI-SECONDS FOR A 300 CPS READER)
- 3. JOB SLOTS: ANY EXISTENT JOB SLOT; 2
  PAGES REQUIRED.
- STANDARD DEVICE CODES: READER=0010, PUNCH=0020.

## 4.3 INITIALIZING

- PRESET CONDITION: IF THE JOB IS NEVER IN-ITIALIZED IT WILL RUN BOTH THE READER AND THE PUNCH.
- 2. PARAMETER INPUT: AFTER "HSRHSP" IS PRINTED THE USER SHOULD TYPE THE NUMERICAL CODE INDICATED TO ACHIEVE THE DESIRED RESULTS.

#### CODE RESULTS

- 0 READER AND PUNCH ARE RUN SIMUL-TANEOUSLY
- 1 PUNCH ALONE
- 2 READER ALONE

## 4.4 DEVICE SETUP

- 1. THE READER MUST BE ON LINE WITH A SPECIAL BINARY COUNT PATTERN TAPE IN-SERTED ON LEADER CODE BUT NEAR THE START OF THE PATTERN.
- 2. THE PUNCH MUST BE ON (IF APPLICABLE).

#### 4.5 RUNNING

- 1. CNTR: UPDATED WHENEVER AN INTERRUPT IS ACKNOWLEDGED.
- 2. SR10: NO EFFECT 3. SR11: NO EFFECT
- 5. ERROR INFORMATION

ALL ERRORS ARE REPORTED IN THE STANDARD STATUS ERROR FORMAT,

## 5.1 ERROR SYMBOL DEFINITIONS

- 1. CODE: 0000 INDICATES END OF JOB. NO SX: WORDS WILL BE REPORTED.
  - 7777 INDICATES A READER ERROR OTHER THAN END OF JOB. SX: WORDS ARE REPORTED AS SHOWN BELOW.
- 2. SA: CHARACTER EXPECTED IN BITS 4-11.
- 3. SB: CHARACTER READ IN BITS 4-11.

## 5.2 RECOVERY PROCEDURE

THE JOB MAY BE RESTARTED AFTER A CODE 0000 ERROR. CODE 7777 ERRORS IMPLY A READER AND/OR PRIOR PUNCH FAILURE. IN THIS CASE THE JOB WILL CONTINUE RUNNING.

digital	FIELD SE	RVICE TEC	CHNICAL	MANUAL	Op	otion or Designator	
Grancer	12 Bit 🔀	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	1		
Title SYNOPSIS OF	INFO ON DE	C/X8 SOFTW	ARE MODULE	ES (Cont)	Tech Ti Number	DEC/X8-TT-2	
Processor A	pplicability	Author Don	Herbener	Rev	0	Cross Reference	

#### 1. MRI08A MODULE DESCRIPTION

"MRI08A" IS A DEC/X8 SOFTWARE MODULE WHICH TESTS THE AND, TAD, ISZ AND JMS INSTRUCTIONS. THE METHODS USED ARE OBVIOUS, HENCE ALL SPECIFICS MAY BE GAINED FROM THE PRO-GRAM LISTING.

#### 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2. OPTIONS: NONE 3. SPECIAL: NONE
- 3. RESTRICTIONS

## NONE

- 4. OPERATING INFORMATION
- 4.1 SPECIAL CONSIDERATIONS

NONE

- 4.2 BUILDING
  - 1. JOB TYPE: BACKGROUND

- 2. PRIORITY: MUST HAVE LOWER PRIORITY THAN ALL INTERRUPT DRIVEN JOBS; OTHER-WISE UNIMPORTANT.

  3. JOB SLOTS: ANY EXISTENT JOB SLOT; 2
- PAGES REQUIRED.

#### 4.3 INITIALIZING

NONE

Approval Frank Purcell Date 02/14/73

#### 4.4 DEVICE SETUP

NONE

## 4.5 RUNNING

- 1. CNTR: UPDATED AT THE COMPLETION OF ONE
  - PASS THROUGH THE ENTIRE MODULE.
- 2. SR10: NO EFFECT 3. SR11: NO EFFECT
- 5. ERROR INFORMATION

ALL ERRORS ARE CONSIDERED FATAL AND RESULT IN A PROGRAM HALT. ANY RECOVERY IS QUESTIONABLE.

Title	SYN	OPS	IS	OF	INF	0 01	I DI	C/X8 :	SOFTW	ARE	MODULES	(Cont)	Tech Ti Number	p r DEC/X8-TT-2
All		Proc	esso	r Ap	plical	oility					bener	Rev	n	Cross Reference
	L				1	1		Approva	Fran	ık P	urcell D	te 02/1	4/73	

#### 1. MULTTY MODULE DESCRIPTION

"MULTITY" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES UP TO FOUR TELETYPES OR EQUIVALENT DEVICES WHICH ARE INDIVIDUALLY CONTROLLED THROUGH INTERFACES TYPES KLB, PT08 OR EQUIVALENT.

TELEPRINTER EXERCISING IS ACCOMPLISHED VIA AN OUTPUT PATTERN WHICH DISPLAYS ONE FULL LINE OF EACH EXISTENT CHARACTER STARTING WITH CODE 040, THEN 041, ETC.

THE TTY LEVEL (0-3) FOLLOWED BY A COLON IS PRINTED AT THE BEGINNING OF EACH LINE.

N:		·		
N: 1111				1111
N: """				*****
N: ####				####
N:				
N: ← ← ←				++++
ETC				

ANY CHARACTER INPUT VIA THE KEYBOARD OR READER IMMEDIATELY REPLACES THE CURRENT PATTERN CHARACTER, AND THE PATTERN CONTINUES THE SEQUENCE WITH THE NEW CHARACTER

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2. OPTIONS: FROM ONE TO FOUR TELETYPES WITH INTERFACES TYPES KL8, PT08 OR EQUIVALENT.
- 3. SPECIAL: NONE

#### 3. RESTRICTIONS

NONE

## 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

NONE

#### . 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL
- JOB SLOTS: ANY EXISTENT JOB SLOT; 2 PAGES REQUIRED.

 STANDARD DEVICE CODES: NONE. ALL DE-VICE CODES ARE INPUT VIA INITIALIZATION.

#### 4.3 INITIALIZING

AFTER THE TTY LEVEL (0-3) IS PRINTED, TYPE THE FOLLOWING:

MULTTY									
0	[AA]	[88]							
1	[AA]	[BB]							
2	[AA]	[BB]							
3	[AA]	[88]							

WHERE "AA" IS THE KEYBOARD DEVICE CODE AND "8B" THE TELEPRINTER DEVICE CODE FOR THE TTY AT THE INDICATED LEVEL. TYPE "00" FOR ANY KEYBOARD OR TELEPRINTER LEVEL WHICH DOES NOT HAVE A DEVICE. LEVELS 0-3 MUST BE INITIALIZED.

IN ADDITION, THE FOLLOWING LOCATIONS MAY BE CHANGED AS INDICATED USING RELATIVE 10. ANY CHANGES MADE APPLY TO ALL TELETYPES EXERCISED BY THIS MODULE.

- CHANGE "FILLER" (0342) TO THE ONE'S COM-PLEMENT OF THE NUMBER OF NULL FILLER CHARACTERS AFTER CR-LF. PRESET FOR 1 FILLER.
- 2. CHANGE "LENGTH" (0343) TO THE ONE'S COM-PLEMENT OF THE NUMBER OF COLUMNS MINUS 2. PRESET FOR 72(10) COLUMNS.
- 3. \*CHANGE "CARNUM" (0344) TO THE TWO'S COM-PLEMENT OF THE NUMBER OF PRINTABLE CHARACTERS. PRESET FOR 64(10) CHARAC-TERS.

#### 4.4 DEVICE SETUP

ALL TELETYPES TO BE EXERCISED MUST BE ON

#### 4.5 RUNNING

- CNTR: UPDATED EACH TIME A LINE IS COM-PLETED ON A TELEPRINTER.
- 2. SR10: NO EFFECT
- 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

ALL ERROR DETECTION IS VISUAL.

DIGITAL EQUIPMENT CORPORATION

	_	_			_	
			•	13	$\sim$	и
101	ш	ш		ч	а	н
		ᆵ				

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🔀 16 Bit 🗌 18 Bit 🔲 36 Bit 🗌

DEC/X8

Title	SYNOPSIS OF INFO ON I	DEC/X8 SOFTWARE MODULES	(Cont Number	P DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev 0	Cross Reference
		Approval Frank Purcell Date	02/14/73	

#### 1. NOTFUN MODULE DESCRIPTION

"NOTFUN" IS A DEC/X8 SOFTWARE MODULE WHICH VERIFIES THAT ALL NON-FUNCTIONAL IOT'S WITHIN A GIVEN SYSTEM DO NOT AFFECT THAT SYSTEM WHEN EXECUTED.

THE METHOD USED IS TO EXECUTE ALL IOT'S NOT INCLUDED IN A USER SUPPLIED LIST OF FUNCTIONAL IOT'S AND VERIFYING DIRECTLY THAT THE AC IS UMEFFECTED AND THAT NO SKIP OCCURS. THE DEC/XB MONITOR AND/OR OTHER EXERCISER MODULES SHOULD DETECT ANY MORE SUBTLE INTERACTIVE PROBLEMS.

## 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND
- PDP-12
- 2. OPTIONS: NONE 3. SPECIAL: NONE

# 3. RESTRICTIONS

NONE

#### 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

NONE

## A 2 BILL DING

- 1. JOB TYPE: BACKGROUND
- PRIORITY: MUST HAVE LOWER PRIORITY THAN ALL INTERRUPT JOBS; OTHERWISE UN-IMPORTANT,
- 3. JOB SLOTS: ANY EXISTENT JOB SLOT: 2
  PAGES REQUIRED.

#### 4.3 INITIALIZING

AFTER "NOTFUN" IS PRINTED, TYPE "0" FOR A PDP-8/E OR 8/M, OR A "1" FOR A PDP-8, 8/I, 8/L OR PDP-12.

THEN AN OCTAL LISTING STARTING AT "01" WILL BE PRINTED, FOLLOWING THE NUMBERED ITEMS IN THE LIST TYPE ALL EXISTING DEVICE CODES IEXCEPT 00) IN THE SYSTEM UNDER TEST, IF THE SYSTEM HAS EXTENDED MEMORY, DEVICE CODES 20 THROUGH 27 MUST BE SPECIFIED, WHEN COMPLETE TYPE "00" TO SIGNIFY THE END OF INPUT.

NOT	FUN	0	(PDP-8/E)
01	03		(KEYBOARD)
02	04		(TELEPRINTER)
03	76		(DECTAPE)
04	77		(DECTAPE)
05	66		(LP08/LE8)
06	01		(READER)
07	02		(PUNCH)
10	20		(EXTENDED MEMORY DE-
			VICE CODES 20-27)
11	21		
12	22		
13	23		
14	24		
15	25		
16	26		
17	27		
20	00		(END OF INPUTS)

BELOW IS A TYPICAL EXAMPLE.

## 4.4 DEVICE SETUP

NONE

## 4.5 RUNNING

- 1. CNTR: UPDATED AFTER EACH IOT IS TESTED.
- 2. SR10: NO EFFECT 3. SR11: NO EFFECT

## 5 FRROR INFORMATION

ALL ERRORS ARE REPORTED AS "STAT ERR" AND ARE IN A WAY CONSIDERED FATAL. THE JOB IS THE REFORE AUTOMATICALLY KILLED AFTER ANY ERROR IS DETECTED.

#### 5.1 ERROR SYMBOL DEFINITIONS

CODE:

0000 SETUP ERROR. THE USER HAS SPECI-FIED THAT ALL DEVICE CODES ARE USED IN THE SYSTEM UNDER TEST OR THE MODULE HAS NEVER BEEN INITIALIZED.

7776 ILLEGAL CHANGE IN THE AC.

7776 ILLEGAL CHANGE IN THE 7

SA: IOT EXECUTED

SB: GOOD AC

SC: AC AFTER IOT WAS EXECUTED

Title	SYNOPSIS OF	INFO ON	DEC/X8	SOFTWARE MODULES		Tech Ti Number	P DEC/X8-TT-2
All	Processor Ap	plicability	Author	Don Herbener	Rev	0	Cross Reference
			Approv	al Frank Purcell Date			

#### 1. OPRATE MODULE DESCRIPTION

"OPRATE" IS A DEC/X8 SOFTWARE MODULE "OPRAIL" IS A DECL'AS SOFIWARE MODULE WHICH TESTS OPERATE INSTRUCTIONS AND THEIR MICROPROGRAMS AS ARE LEGAL IN SPECIFIED FAMILY-OF-8 PROCESSORS. THE MODULE MAY BE "INITIALIZED" TO BYPASS THE ADDITIONAL TESTS FOR ROTATE/IAC MICROPRO-GRAMS AND/OR SPECIAL PDP-8/E AND 8/M OPERATES. THE METHODS USED ARE OBVIOUS, HENCE ALL SPECIFICS MAY BE GAINED FROM THE PROGRAM LISTING.

#### 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- 2. OPTIONS: NONE 3. SPECIAL: NONE

#### 3. RESTRICTIONS

NONE

## 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

SR5 SHOULD BE SET TO 0 WHEN "OPRATE" IS SET UP TO TEST 8/E - 8/M MQ OPERATES.

#### 4.2 BUILDING

- JOB TYPE: BACKGROUND
   PRIORITY: MUST BE LOWER THAN ALL INTER-RUPT DRIVEN JOBS; OTHERWISE UNIMPOR-TANT.
- 3. JOB SLOTS: ANY EXISTENT JOB SLOT; 2 PAGES REQUIRED.

#### 4.3 INITIALIZING

- 1. PRESET CONDITION: IF "OPRATE" IS NEVER INITIALIZED IT WILL TEST ALL OPERATES AND MICROPROGRAMS WHICH ARE LEGAL ON THE PDP-8/E, 8/M.
- 2. PARAMETER INPUT: AFTER "OPRATE" IS PRINTED THE USER SHOULD TYPE THE NUMERICAL CODE INDICATED TO ACHIEVE THE RESULTS DESIRED.

CODE	FULL TEST OF:	TESTS INCLUDED:
0	PDP-8	ALL OPERATES LEGAL ON PDP-8
1	PDP-8/I, 8/L, 12	SAME AS "O" PLUS ROTATE/IAC MICRO- PROGRAM TESTS.
2	PDP-8/E, 8/M	SAME AS "1" PLUS MQ AND BSW OPERATES

## 4.4 DEVICE SETUP

## NONE 4.5 RUNNING

- 1. CNTR: UPDATED AFTER EACH COMPLETE PASS OF THE MODULE.
- 2. SR10: NO EFFECT 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

ALL ERRORS ARE CONSIDERED FATAL AND RE-SULT IN A PROGRAM HALT. ANY RECOVERY IS QUESTIONARI F

# digital

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator DEC/X8

12 Bit 16 Bit 18 Bit 36 Bit

Tech Tip

Title SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES

Number DEC/X8-TT-2

All Processor Applicability Author Don Herbener Rev 0 Cross Reference

Approval Frank Purcell Date 02/14/73

## 1. PLOTER MODULE DESCRIPTION

"PLOTER" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES AN INCREMENTAL PLOTTER CONTROLLED VIA AN XY8-E, VP8/I[8/L] OR XY12 INTERFACE.

THE PLOTTER DISPLAYS THE "SIERPINSKY SPACE FILLING CURVE" USING AN ALGORITHM GIVEN IN "SOFTWARE - PRACTICE AND EXPERIENCE" (VOL. 1, PP. 403-410, 1971) AS MODIFIED BY S. RAEINOWITZ (D.E.C.).

THE INFORMATION PRESENTED IN THIS MODULE DESCRIPTION IS SUFFICIENT FOR THIS MODULE'S USE. HOWEVER, THE USER IS REFERRED TO THE ABOVE ARTICLE IF A MATHEMATICAL INSIGHT INTO THE GENERATION OF THIS CURVE IS DESIRED.

"PLOTER" HAS THE ABILITY TO DISPLAY SEVERAL VARIATIONS OF THE CURVE, ANYONE OF WHICH MAY BE CHOSEN BY THE USER VIA MODULE INITIALIZATION (REF. PARAGRAPH 4.3). THE TWO PARAMETERS WHICH CONTROL THESE VARIATIONS ARE "ITERATION" AND "LINE LENGTH".

THE FIGURES WHICH FOLLOW WERE DRAWN BY A PLOTTER (USING THIS MODULE) BUT HAVE BEEN PHOTO REDUCED FOR PRINTING. THEY SHOW THE EFFECT OF THE TWO VARIABLES ON THE CURVE GENERATED. EACH FIGURE IS NOTED WITH THE FOIL OWING INFORMATION.

#### SYMBOL

#### DEFINITION

- ITERATION CODE NUMBER REFERS TO CURVE COMPLEXITY (01 IS SIM-PLEST, 13 MOST COMPLEX.) UNFORTU-NATELY ONLY UP TO A CERTAIN LEVEL OF COMPLEXITY HAS BEEN SHOWN DUE TO THE SIZE OF THE CURVE GENERATEO.
- C LINE LENGTH CODE NUMBER -REFERS TO CURVE COMPONENT SIZE (OT IS SMALLEST, 17 IS LARGEST). THIS NUMBER MULTIPLIED BY 2 THEN MULTIPLIED BY INCREMENT SIZE YIELDS THE LENGTH OF EACH HORI-ZONTAL AND VERTICAL LINE

THE CURVE STARTS AT THE POINT INDICATED BY THE ARROW ( + ) AND CONTINUES FIRST IN THE PEN RIGHT (-Y) DIRECTION. ACTUALLY THE STARTING POINT IS NEAR THE EXTREME PEN RIGHT (-Y), DRUM DOWN (X) POSITION ON THE CURVE. NOTE THAT ONLY THE FOLLOWING VECTORS ARE USED: IX) (+Y), (+X), (+Y), (+X,+Y), 
THE ENTIRE CURVE IS DRAWN WITHOUT THE PEN EVER LEAVING THE PAPER, HOWEVER, PERIODI-CALLY A PEN DOWN COMMAND IS GIVEN TO RECOVER FROM USER INTERVENTION, ONCE THE COMPLETE CURVE HAS BEEN DRAWN IT WILL RETRACE AND CONTINUE UNTIL THE JOB HAS BEEN LIFE.

#### SIERPINSKY SPACE FILLING CURVES

- R = ITERATION
- C = LINE LENGTH
- L = 28I WHERE L = LENGTH OF EACH HORI-ZONTAL AND VERTICAL LINE, AND I = THE PLOTTER INCREMENT SIZE.

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/F, 8/M AND PDP-12
- 2. OPTIONS: XY8-E (ENCODED OR UNENCODED), VP8/I[8/L] OR XY12 PLOTTER INTERFACE, AND AN INCREMENTAL PLOTTER.
- 3. SPECIAL: NONE

## 3. RESTRICTIONS

IT IS RECOMMENDED NEVER TO USE A LINE LENGTH PARAMETER OF LESS THAN 3.

#### A OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THE USER SHOULD EXPERIMENT WITH ITERATION AND LIME LENGTH PARAMETERS SET AT LOWER VALUES TO GET A FEEL OF HOW LARGE A GIVEN CURVE IS, SELECTING A LARGE LIME LENGTH ANNOR ITERATION CODE MAY VERY WELL PRODUCE A CURVE WHICH WILL NOT BE CONTAINED WITHIN THE PLOTTING AREA. ACTUALLY THE PRESET VALUES FOR THESE PARAMETERS WOULD BE A GOOD PLACE TO START FOR MOST PLOTTERS (REF. PARAMETERS WOULD TERS.)

# 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: ABSOLUTELY NON-CRITICAL.
- JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-QUIRED.
- 4. STANDARD DEVICE CODES:
  - 0500 (APPLIES TO ALL) 0510 (VP8/I[8/L], XY12 ONLY) 0520 (VP8/I[8/L], XY12 ONLY)

#### 4.3 INITIALIZING

REFER TO THE FIGURES IN PARAGRAPH 1 FOR A VISUAL DESCRIPTION OF THE EFFECTS OF THE VARIOUS PARAMETERS. ALSO REVIEW THE STATEMENTS IN PARAGRAPHS 3 AND 4.1.

AFTER "PLOTER" IS PRINTED, RESPOND TO EACH CODE LETTER AS DEFINED BELOW.

Title		DEC/X8 SOFTWARE MODULES	(Cont) Numbe	ip r DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev <sub>0</sub>	Cross Reference
		ApprovalFrank Purcell Da		

CODE	DESIRED RESULT	RESPONSE	LIMITS	PRESET
A	XY8-E UNENCODED XY8-E ENCODED	00	00-02	00
	VP8/I[8/L], XY12	01 02		
В	ITERATION	NN.	01-13	05
c	LINE LENGTH	NN.	01-17*	04

\*SELECTING A LINE LENGTH OF LESS THAN 03 IS NOT ENCOURAGED.

#### 4.4 DEVICE SETUP

THE PLOTTER MUST BE ON LINE, INITIALLY IT IS THE PLOTTER MUST BE ON LINE. INITIALLY IT IS RECOMMENDED THAT THE PEN BE PLACED ABOUT 3/4 INCH FROM THE EXTREME PEN RIGHT (-V) POSITION AND THAT A PORTION OF THE PLOT AREA IS LONG AS THE PLOT AREA IS WIDE EXIST IN THE DRUM UP (-X) DIRECTION, ON A FLATBED PLOTTER THIS WOULD CORRESPOND TO THE PEN NEAR THE -Y,+X EXTREME.

## 4.5 RUNNING

- 1. CNTR: UPDATED BY EVERY PLOTTER INTER-
- RUPT.
  2. SR10: NO EFFECT.
  3. SR11: NO EFFECT.

## 5. ERROR INFORMATION

ALL ERROR DETECTION IS VISUAL.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		DEC/X8
GRENHEN	12 Bit X 16 Bit 18 Bit 36 Bit	•

Title	Synopsis of Info on	DEC/X8 Software Modules	(cont	Tech Tip Number	DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev	0	Cross Reference
	- DON'TER MODILIE DESCRIPTION	Approval Frank Purcell Dat	te 02/	14/73	454

"PRNTER" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES ANY HARDCOPY OR CRT ASCII DRIVEN DEVICE WHICH IS TELETYPE OR LP08/LE8 PROGRAM COMPATIBLE. "PRINTER" APPLIES AT LEAST TO THE LP08, LE-8, LS8-E, VT05, VT06, LA30, TTY AND FUTURE OPTIONS WHICH ARE COMPATI-RIF

EXERCISING IS ACCOMPLISHED VIA THREE OUT-PUT PATTERNS AS FOLLOWS.

PATTERN 1 DISPLAYS ONE FULL LINE OF EACH EXISTENT CHARACTER STARTING WITH CODE 040.

		٠			٠	٠	٠	٠	٠	•	
1111									٠	٠	1111
			٠	٠	٠		٠	٠	٠		
####					٠						####
$\leftarrow$											
FTC											

THEN 041, ETC., AS SHOWN BELOW.

PATTERN 2 IS A ROTATING PATTERN FOLLOWING THE STANDARD CHARACTER SEQUENCE START-ING AT CODE 040 AS SHOWN BELOW.

!"\$ ABC 11 ←	(ETC)
!"\$ ABC 1 +-	(ETC)
"\$ , ABC ]↑ ←	(ETC)
TTO	

PATTERN 3 IS A WEDGE FORMED WITH THE \* (ASTERISK) CHARACTER AS SHOWN BELOW.

- .. ...
- (ONE FULL LINE IN THE CENTER
- ....
- ...

- 1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2 OPTIONS: ANY HARDCOPY OR CRT ASCII DEVICE WHICH IS TELETYPE OF LP08/LE8 PRO-GRAM COMPATIBLE
- 3. SPECIAL: NONE
- 3. RESTRICTIONS

NONE

- 4. OPERATING INFORMATION
- 4.1 SPECIAL CONSIDERATIONS

NONE

- 4.2 BUILDING
  - 1. JOB TYPE: INTERRUPT DRIVEN
  - 2. PRIORITY: NON-CRITICAL; HOWEVER INTER-RUPTS MAY OCCUR AT A HIGH FREQUENCY.
  - 3. JOB SLOTS: ANY EXISTENT JOB SLOT; 2 PAGES REQUIRED
  - 4. STANDARD DEVICE CODES: 0660 STANDARD FOR LP08/LE8.
- 43 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW. ALL INPUTS ARE OCTAL. NUMBERS WHICH ARE COMMONLY USED ARE 64=0100, 72=0110, 80=0120, 96=0140, AND 132=0204. THE SIGNIFICANCE OF PROGRAM COMPATIBILITY IN PARAMETER "D" IS THE LPOS OR LE-S SKIP ON ERROR FLAG IOT.

CODE	DEFINITION	RESPONSE	PRESET
Α	NUMBER OF CHARACTERS	NNNN	0100
В	*NUMBER OF COLUMNS	NNNN	0120
С	PATTERN	0 = ALL PATTERNS 1 = PATTERN 1 ONLY 2 = PATTERN 2 ONLY 3 = PATTERN 3 ONLY	0
D	TYPE OF PRINTER 1 = LS8-E, TELETYPE OR EQUAL	0 = LP08/LE8	0
E	NUMBER OF FILLER CHARACTERS AFTER CR-LF.	NN (00-77)	00
F	CHARACTER SIZE	0 = NORMAL 1 = ELONGATED (AVAILABLE ON LSS-E OR EQ	0 UAL PRINTERS)

Title	SYNOPSIS	OF	INFO	ON	DEC/X8 SOFTWARE MODULE	Tech T	ip " DEC/X8-TT-2
All	Processor Applicability Author Don Herbener Rev						Cross Reference
		ApprovalFrank Purcell Date 02/14/73					

## 4.4 DEVICE SETUP

THE PRINTER TO BE EXERCISED MUST BE POWERED UP AND PUT ON LINE.

## 4.5 RUNNING

 CNTR: UPDATED UPON EACH PRINTER INTER-RUPT. 2. SR10: NO EFFECT 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

THE ONLY DETECTABLE ERROR IN THIS MODULE IS THE SETTING OF THE LPOR/LES ERROR FLAG. WHEN THIS FLAG IS SENSED IN THE ONE STATE A CODE 7737 "STAT ERR" IS REPORTED AND THE JOB IS AUTOMATICALLY KILLED.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designate
digital	12 Bit 🔀 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	DEC/X8

Title	SYNOPSIS OF INFO ON	DEC/X8 SOFTWARE MODULES	(Cont Number	DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev <sub>0</sub>	Cross Reference
~"		Approval Frank Purcell Dat	e 02/14/73	

#### 1. RANMRI MODULE DESCRIPTION

"RANMRI" IS A DEC/X8 SOFTWARE MODULE WHICH TESTS RANDOMLY GENERATED AND, TAD, ISZ, DCA, JMS AND JMP INSTRUCTIONS WHICH DO CURRENT PAGE DIRECT AND INDIRECT MEMORY REFERENCES.

FIRST A RANDOM INSTRUCTION IS GENERATED AND CHECKED FOR VALIDITY, THEN RANDOM DATA IS GENERATED. FINALLY THE INSTRUCTION IS EXECUTED IN A RANDOMLY SELECTED AND CHECKED 500(8) TIMES, THEN THE PROCESS STARTS AGAIN.

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- 2. OPTIONS: NONE
- 3. OPTIONS: NONE

## 3. RESTRICTIONS

NONE

- 4. OPERATING INFORMATION
- 4.1 SPECIAL CONSIDERATIONS

NONE

#### 4.2 BUILDING

- 1. JOB TYPE: BACKGROUND
- 2. PRIORITY: MUST HAVE LOWER PRIORITY
  THAN ALL INTERRUPT JOBS; OTHERWISE UNIMPORTANT.

- JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-OUIRED.
- 4,3 INITIALIZING

NONE

4.4 DEVICE SETUP

NONE

## 45 BUNNING

- CNTR: UPDATED AFTER 4096(10) INSTRUC-TIONS HAVE BEEN GENERATED AND TESTED.
- 2. SR10: NO EFFECT
- 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

ALL ERRORS ARE CONSIDERED FATAL AND RESULT IN A PROGRAM HALT. ANY RECOVERY IS OUSSTIONABLE. HOWEVER, THE FOLLOWING LOCATIONS MAY BE EXAMINED TO DISCOVER THE NATURE OF A FAILURE.

SYMBOL RELATIVE CONTENTS SPECIFY THE:

ADDRSS	0355	ABSOLUTE LOCATION IN
		WHICH THE INSTRUCTION IS
		EXECUTED.
INSTR	0356	INSTRUCTION WHICH FAILED.
INSADD	0360	ABSOLUTE ADDRESS FINALLY
		REFERENCED BY THE
		INSTRUCTION.
DATATH	0362	OPERAND
DATAHR	0363	CONTENTS OF AC PRIOR TO
		EXECUTION OF THE INSTRUC-

TION.

0

Title	SYN	OPSIS	OF	INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont) Tech	Tip er DEC/X8-TT-2
All		Process	or Ap	plicabil	ity	Author	Don Herbener	Rev 0	Cross Reference
						Approv	al Frank PurcellDa	nte 02/14/73	7

#### 1. RF08DS MODULE DESCRIPTION

"RF08DS" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES AN REOB DISK SYSTEM WITH UP TO FOUR DISKS. THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- 1. READ/WRITE TRANSFERS VARY RANDOMLY FROM 1 TO 1000(8) WORDS.
- 2. DISK ADDRESSES ARE SELECTED RANDOMLY BETWEEN ADDRESS 000000 OF THE LOWEST NUMBERED DISK SPECIFIED AND ADDRESS 777777 OF THE HIGHEST DISK SPECIFIED.
- 3. TRANSFERS WILL OCCUR ACROSS DISK BOUND-ARIES AND IN THE CASE OF 4 DISK SYSTEMS WILL WRAP AROUND TO DISK 0.
- 4. EACH PASS OF THE EXERCISER LOOP EXE-CUTES WRITE/READ/DATA CHECK STARTING AT A RANDOMLY SELECTED DISK ADDRESS.
- 5. THREE READS ARE DONE IN THE CASE OF A PARITY ERROR.

## 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2. OPTIONS: RE08 DISK CONTROL WITH UP TO 4 DISKS
- 3. SPECIAL: NONE

#### 3. RESTRICTIONS

NONE

#### 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

#### 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL BUT SHOULD BE PLACED HIGH ON THE LIST TO PROVIDE GREATER INTERACTION.
- 3. JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-4. STANDARD DEVICE CODES: 0600 0610 0620
- 5. STANDARD WORD COUNT: 7750
- 6. STANDARD CURRENT ADDRESS: 7751

#### 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

- IN ADDITION THE FOLLOWING MODULE LOCATIONS MAY BE CHANGED AS INDICATED TO ACHIEVE THE DESIRED RESULTS
- 1. "RECOVR" (0366) MAY BE CHANGED FROM 1007 TO 1003 IN SYSTEMS WHICH HAVE HARD-WARE RECOVERY FROM DATA REQUEST LATE ERRORS. THIS CHANGE ENSURES THAT THE MODULE NEVER CONSIDERS THE DRL BIT AS AN ERROR, NO SOFTWARE RECOVERY IS MADE AND NO ERROR REPORT OCCURS. DATA IS CHECKED AS USUAL.
- 2. "REPORT" (0416) MAY BE CHANGED FROM 1007 TO X00X WHERE ANY CLEAR BITS ARE NOT REPORTED AS ERRORS, BIT ASSIGNMENT IS THE SAME AS FOR THE RF08 STATUS REGIS-TER
- 3. "PARITY" (0711) MAY BE CHANGED FROM 1006 TO 1007 TO INHIBIT DATA CHECKING AFTER PARITY ERRORS.

CODE	DEFINITION	RESPONSE	LIMITS	PRESET
Α	LOWEST DISK	N	0-3	0.
В	HIGHEST DISK	N	0-3	0
С	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM
D	DISK ADDRESS AT WHICH TRANSFER BEGINS	0 FOR RANDOM 1 ONNN NNNN (EMA) (DMA)	LEGAL ADDRESS	RANDOM
E	TRANSFER LENGTH	0 FOR RANDOM 1 NNNN	0001-1000	RANDOM
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN	LEGAL DESIGNATOR	RANDOM

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

16 Bit 18 Bit 36 Bit 12 Bit 🔯

DEC/X8

Tech Tip DEC/X8-TT-2 Title SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES (Cont.) Number Processor Applicability Cross Reference Author Rev 0 Don Herbener ΑII Approval Frank Purcell Date 02/14/73

#### 4.4 DEVICE SETUP

WRITE ENABLE ALL DISKS TO BE EXERCISED.

#### 4.5 RUNNING

- 1. CNTR: UPDATED AFTER A WRITE/READ/DATA CHECK OPERATION IS COMPLETED.
- 2. SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN SET TO A 1, THE CURRENT DISK STARTING ADDRESS IS RETAINED.

#### 5. ERROR INFORMATION

ALL STATUS REGISTER INDICATED ERRORS ARE REPORTED AS STATUS ERRORS, DATA ERRORS IN THE DATA ERROR FORMAT.

#### 5.1 ERROR SYMBOL DEFINITIONS CODE:

0002 READ

0004 WRITE

0012 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON A WORD BY WORD CHECK). THIS TYPE OF ERROR MAY BE REPORTED AFTER A PARITY ERROR AND INDICATES THE FOLLOWING: 1) THE PARITY ERROR STOPPED THE TRANSFER PRIOR TO COMPLETION AND THEREBY CAUSED A SOFTWARE SUMCHECK ERROR; 2) THE DATA TRANSFERRED WAS GOOD.

003X TRANSFER INCOMPLETE (WORD COUNT NON-ZERO BUT NO STATUS REGISTER ERROR BIT IS SET).

0042 THIS ERROR MAY FOLLOW CODE 0032 REPORTS AND INDICATES WAS INCOMPLETE THE DATA THAT WAS TRANSFERRED WAS GOOD.

- FINAL CONTENTS OF THE STATUS REGIS-SA.
- SR-CURRENT BUFFER DESIGNATOR
- SC: INITIAL WORD COUNT
- SD: FINAL WORD COUNT
- CE. INITIAL CURRENT ADDRESS
- CE. FINAL CURRENT ADDRESS
- SG: INITIAL FMA
- SH: INITIAL DMA
- SI: FINAL EMA

DA:

- FINAL DMA
- BUFFER ADDRESS DB: GOOD DATA WORD
- DC: BAD DATA WORD

n

Title	SYNOPSIS C	OF INFO	N DEC/X8	SOFTWARE MODULES	(Cont) Numbe	ip r DEC/X8-TT-2
All	Processor	Applicability	Author	Don Herbener	Rev 0	Cross Reference
l	Approval Frank Purcell Date 02/14/73					

#### 1. RK8DS MODULE DESCRIPTION

"RK8DS" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES AN RK8 DISK SYSTEM WITH UP TO FOUR DRIVES. THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- WRITE/READ TRANSFERS VARY RANDOMLY FROM 1 TO 1000(8) WORDS,
- 2. DISK ADDRESSES ARE SELECTED RANDOMLY BETWEEN ADDRESSES 0000 AND 6177 ON ALL DISKS BETWEEN THE SPECIFIED LOW AND HIGH DISK LIMITS.
- 3. TO ACHIEVE GREATER DATA BREAK THROUGHPUT, RANDOMLY FROM 1 TO 200(8) EXERCISER LOOP PASSES ARE MADE USING TWO ADJACENT TRACKS WITH RANDOM CHANGES TO THE SECTOR, SURFACE AND DRIVE SELECTION ENABLED.
- 4. THREE READS ARE DONE IN THE CASE OF A PARITY ERROR.

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- 2. OPTIONS: RK8 DISK SYSTEM WITH UP TO FOUR RK01 DRIVES,
- 3. SPECIAL: NONE

#### 3. RESTRICTIONS

NONE

#### 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

#### 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL, BUT SHOULD BE PLACED HIGH ON THE LIST TO PROVIDE GREATER INTERACTION
- JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-QUIRED.
- 4. STANDARD DEVICE CODES: 0730, 0740, 0750.

#### 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

IN ADDITION THE FOLLOWING MODULE LOCA-TIONS MAY BE CHANGED AS INDICATED FOR THE DESIRED RESULT.

- 1. "REPORT" (0362) MAY BE CHANGED FROM 5776 TO XXXX WHERE ANY CLEAR BITS INHIBIT AN ERROR REPORT FOR THAT CONDITION. BIT ASSIGNMENT IS THE SAME AS THE RK8 STATUS REGISTER.
- "PARITY" (0730) MAY BE CHANGED FROM 1576 TO 5776 TO INHIBIT DATA CHECKING AFTER A PARITY ERROR.

CODE	DEFINITION	RESPONSE	LIMITS	PRESET
Α	LOWEST DISK	N	0-3	0
В	HIGHEST DISK	N	0-3	0
С	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM
D	DISK ADDRESS AT WHICH TRANSFER BEGINS	0 FOR RANDOM 1 000N NNNN 1 (TRK,SUR,SEC) (DSK # IN BITS 9 AND 10)	LEGAL ADDRESS	RANDOM
E	TRANSFER LENGTH	0 FOR RANDOM 1 NNNN	0001-1000	RANDOM
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN	LEGAL DESIGNATOR	RANDOM

d i g i	t a I
---------	-------

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 16 Bit 18 Bit 36 Bit 1 DEC/X8

Title	SYNOPSIS	OF INFO ON	DEC/X8 SOFTWARE MODULES	(Cont Numbe	ip DEC/X8-TT-2
All	Processor	Applicability	Author Don Herbener	Rev 0	Cross Reference
			Approval Frank Purcell Dat	e 02/13/73	

#### 4.4 DEVICE SETUP

MAKE READY AND WRITE ENABLE ALL DISKS TO BE EXERCISED.

#### 45 RUNNING

- 1. CNTR: UPDATED AFTER A WRITE/READ/DATA CHECK OPERATION IS COMPLETED.
- 2. SR10: WHEN A 1, THE BUFFER CURRENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN A 1, THE CURRENT DISK START-ING ADDRESS IS RETAINED.

#### 5. ERROR INFORMATION

ALL STATUS REGISTER ERRORS ARE REPORTED AS STATUS ERRORS, DATA ERRORS IN THE DATA ERROR FORMAT.

## 5.1 ERROR SYMBOL DEFINITIONS

## CODE:

0002 READ

0004 WRITE

0012 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON WORD BY WORD CHECK). IN THE CASE OF A PARITY ERROR, THIS CODE INDICATES 1) THE PARITY ERROR STOPPED THE TRANSFER PRIOR TO COMPLETION; AND 2) THE DATA TRANSFERRED WAS GOOD.

- 003X TRANSFER INCOMPLETE (WORD COUNT NON-ZERO BUT NO STATUS REG. ERROR BIT IS SET.)
- 0042 THIS MAY FOLLOW CODE 0032 REPORTS AND INDICATES THAT ALTHOUGH A TRANSFER WAS IN-COMPLETE, THE DATA THAT WAS TRANSFERRED WAS GOOD.
- SA: FINAL STATUS REGISTER
- SR: CURRENT BUFFER DESIGNATOR
- SC: INITIAL WORD COUNT
- FINAL WORD COUNT SD:
- INITIAL CURRENT ADDRESS
- FINAL CURRENT ADDRESS
- SG. INITIAL COMMAND REGISTER
- INITIAL TRK, SUR, SEC FINAL COMMAND REGISTER
- FINAL TRK, SUR, SEC
- DA: BUFFER ADDRESS
- GOOD DATA WORD
- DC: BAD DATA WORD

0

Title	Title SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES (CONT)   Tech Tip   DEC/X8-TT-2							
All .	Processor Applicability	Author Don Herbener Rev	0	Cross Reference				
		Approval Frank Purcell Date 02/1	3/73					

## 1. RK8EDS MODULE DESCRIPTION

"RK8EDS" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES AN RK8-E DISK SYSTEM WITH UP TO FOUR DISK DRIVES. THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- 1. WRITE/READ TRANSFER LENGTH IS RANDOMLY SELECTED FOR 182 256 OR 512 WORD.
  THE 512 WORD TRANSFERS ARE ACCOMPLISHED BY FIRST TRANSFERS ARE ACCOMBUSECTOR IN WRITE OR READ DATA MODE, THEN
  TRANSFERRING THE NEXT SECTOR IN WRITE
  OR READ ALL MODE THEREY ATTEMPTING
  OT START THE SECOND SECTOR TRANSFER
  IMMEDIATELY AFTER COMPLETION OF THE
  REVOLUTION. OF COURSE THE SINGE DISK
  THE ABOVE METHOD IS DEPENDENT ON PROCESSOR SPEED AND SYSTEM LOAD.
- DISK ADDRESSES ARE SELECTED RANDOMLY BETWEEN ADDRESSES 00000 AND 14537 ON ALL DISKS BETWEEN THE SPECIFIED LOW AND HIGH DISK LIMITS.
- 3. THREE READS ARE DONE IN THE CASE OF A CRC ERROR.

## 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- OPTIONS: RK8-E DISK SYSTEM WITH UP TO FOUR RK05 DRIVES.
- 3. SPECIAL: NONE

## 3. RESTRICTIONS

NONE

#### 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

#### 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL, BUT SHOULD BE PLACED HIGH ON THE LIST TO PROVIDE GREATER INTERACTION
- JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-QUIRED.
- 4. STANDARD DEVICE CODE: 0740

## 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

IN ADDITION THE FOLLOWING MODULE LOCATIONS MAY BE CHANGED AS INDICATED FOR THE DESIRED RESULT.

- 1. "REPORT" (0534) MAY BE CHANGED FROM 3777 TO XXXX WHERE ANY CLEAR BITS INHIBIT AN ERROR REPORT FOR THAT CONDITION, BIT ASSIGNMENT IS THE SAME AS THE RK8-E STATUS REGISTER.
- 2. "PARITY" (0724) MAY BE CHANGED FROM 3767 TO 3777 TO INHIBIT DATA CHECKING AFTER A CRC ERROR

CODE	DEFINITION	RESPONSE	LIMITS	PRESET	
Α	LOWEST DISK	N	0-3	0	
В	HIGHEST DISK	N	0-3	0	
С	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDON	
D	DISK ADDRESS AT WHICH TRANSFER BEGINS	0 FOR RANDOM 1 000N NNNN † (TRK,SUR,SEC) (DSK # IN BITS 9 AND 10, TRK0 IN BIT 11)		RANDON	
E	TRANSFER LENGTH	0 FOR RANDOM 1 NNNN	0200,0400 OR 1000 ONLY	RANDOM	
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN	LEGAL DESIGNATOR	RANDOM	

digital		d	i	g	B		a	
---------	--	---	---	---	---	--	---	--

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit 18 Bit 36 Bit

DEC/X8

Title	SYNOPSIS OF INFORMATI	ON ON D	EC/X8 SOFTWARE	MOD	Tech Ti Number	DEC/X8-TT-2
All	Processor Applicability	Author	Don Herbener	Rev	0	Cross Reference
7		Approval	Frank Purcel Da	te 02/1	14/73	

## 4.4 DEVICE SETUP

MAKE READY AND WRITE ENABLE ALL DISKS TO

#### 45 PUNNING

- 1. CNTR: UPDATED AFTER A WRITE/READ/DATA CHECK OPERATION IS COMPLETED.
- 2. SR10: WHEN A 1, THE BUFFER CURRENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN A 1, THE CURRENT DISK START-ING ADDRESS IS RETAINED.

## 5. ERROR INFORMATION

ALL STATUS REGISTER ERRORS ARE REPORTED AS STATUS ERRORS, DATA ERRORS IN THE DATA ERROR FORMAT.

## 5,1 ERROR SYMBOL DEFINITIONS

0002 READ 0004 WRITE 0012 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON WORD BY WORD CHECK). IN THE CASE OF A CRC ERROR, THIS CODE INDICATES 11 THE CRC ERROR STOPPED THE TRANSFER PRIOR TO COMPLETION, AND 2) THE DATA TRANSFERRED WAS GOOD.

- SA: FINAL STATUS REGISTER
- SB: CURRENT BUFFER DESIGNATOR
- SC: INITIAL SOFTWARE WORD COUNT
- SD: FINAL SOFTWARE WORD COUNT
- SE: INITIAL CURRENT ADDRESS
- SF: INITIAL COMMAND REGISTER
- SG: INITIAL DISK ADDRESS REGISTER
- DA: BUFFER ADDRESS
- DB: GOOD DATA WORD
- DC: BAD DATA WORD

Title	SYNOPSIS OF INFO ON DI	EC/X8 SOFTWARE MODULES (Con-	Tech Ti Number	p DEC/X8-TT-2
Ali	Processor Applicability	Author Don Herbener Re	′ 0	Cross Reference
L		Approval Frank Purcell Date 02,		

#### 1. TARECS MODULE DESCRIPTION

"TASECS" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A TASE CASSETTE SYSTEM WITH UP TO EIGHT TU60'S (SIXTEEN DRIVES). THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- 1. NORMALLY BLOCK LENGTH IS RANDOM. BLOCK LENGTH VARIES RANDOMLY FROM 1 TO 776 OCTAL WORDS. FOR CONSTANT BLOCK LENGTH REFER TO BLOCK LENGTH PARA-GRAPH 43 2
- 2. DATA IS NORMALLY RANDOM, FOR CONSTANT DATA REFER TO DATA PATTERN PARAGRAPH 4.3.3
- 3. NORMALLY THE TWO DRIVES WITH DEVICE CODE 0700 WILL BE EXERCISED RANDOMLY, FOR MORE DRIVES OR CONSTANT DRIVE CAPABILITIES REFER TO DRIVE SELECTION PARAGRAPH 4,3.1.
- 4. TAPE OPERATIONS PERFORMED ARE: WRITE A FILE GAP (ONLY AT BOT); WRITE; BACK-SPACE A BLOCK GAP; READ; COMPARE. REWIND IS USED ONLY WHEN EOT IS SENSED.
- TAPE IS EXERCISED AT THE CURRENT TAPE POSITION. TAPE IS FORCED TO BOT ONLY WHEN EOT IS SENSED.
- 6. THE MODULE WILL HANG IF A DEVICE CODE IS USED WHICH IS NOT ON THE SYSTEM.

## 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8E, 8F, 8M
- OPTIONS: TA8-E CASSETTE INTERFACE (1-8); TU60 SYSTEM (1-8) WITH UP TO SIXTEEN DRIVES.
- 3. SPECIAL: TWO TO SIXTEEN CERTIFIED CAS-SETTES.

## 3. RESTRICTIONS

THIS MODULE IS NOT OPERATIONAL UNDER RE-VISION A OF THE DEC/X8 MONITOR/BUILDER

## 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS

#### 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: CRITICAL, MUST BE ONE OF THE HIGHEST PRIORITY MODULES.

- 3. JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-OUIRED
- 4. STANDARD DEVICE CODE: 0700

#### 4.3 INITIALIZING

THIS MODULE IS SETUP NORMALLY TO RUN A TABE CASSETTE SYSTEM WITH A DEVICE COD OF OTOOL UNLESS CHANGED AT BUILDING TIME. THE NORMAL OPERATION WILL BE RANDOM DRIVE SELECTION ON DRIVES A/B, RANDOM BLOCK LENGTH FROM 11 TO 776 (8) WORDS AND RANDOM DATA PATTERNS. TO RUN MORE DRIVES, OR CHANGE DRIVES, OR TO RUN CONSTANT BLOCK LENGTH, OR TO RUN CONSTANT DATA, REFER TO TRALES BELOW FOR CHANGES IN THE MODULE

#### 4.3.1 DRIVE SELECTION

BELOW IS A TABLE OF 8 LOCATIONS WHICH CONTAIN THE DEVICE CODES OF A TABE CASSETTE SYSTEM WITHALLY ALL EIGHT LOCATIONS ARE SYSTEM WITHALLY ALL EIGHT LOCATIONS ARE STUP OF THE CONTENT OF THE SAME DEVICE CODE OF 0700 UNLESS CHANGED AT EVICE CODE OF 0700 UNLESS CHANGED AT EVICE COMPANIES OF THE SAME DRIVES OF THE SAME DEVICE OF THE SAME DRIVES OF THE SAME DRIVES OF THE SAME DRIVES OF THE SAME DRIVES CHANGE THE TO UNLESS OF THE SAME TO THE SAME TO CONTENTS OF THE SAME TO CONTENTS OF THIS TABLE TO CONTENTS THE TABLE STRENGED THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE ONE OF THE SAME THE SAME SAME THESE IN THE TABLE EXERCISED LESS, FEWER THESE IN THE TABLE

LOCATION	CONTENTS
0526	0700
0527	0700
0530	0700
0531	0700
0532	0700
0533	0700
0534	0700
0535	0700

IN ADDITION THE FOLLOWING MODULE LOCATION MAY BE CHANGED AS INDICATED TO ACHIEVE THE DESIRED RESULTS.

"REPORT" (0307) MAY BE CHANGED FROM 0376 TO 0XXX WHERE ANY CLEAR BITS IN STATUS B ARE NOT REPORTED AS ERRORS.

## 4.3.2 BLOCK LENGTH

TO CHANGE FROM RANDOM TO CONSTANT BLOCK LENGTH OR FROM CONSTANT BLOCK LENGTH TO RANDOM BLOCK LENGTH USE THE TABLE BELOW FOR CHANGES TO THE MODULE PROGRAM USING ODT.

d	i g	١		а	
---	-----	---	--	---	--

## FIFLD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 16 Bit 18 Rit 36 Rit DEC/X8

Tech Tip Title SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES (Cont DEC/X8-TT-2 Number Processor Applicability Cross Reference Rev Author n Don Herbener ΔII

Approval Frank Purcell Date 02/14/73

JOB NUMBER	TYPE	MODULE LOCATION	CONTENTS
JF1	RANDOM	0741	4516
		1160	xxxx
	CONSTANT	0741	4562
		1160	0002-0777*
JF2	RANDOM	0741	5516
5.2		1160	XXXX
	CONSTANT	0741	5562
		1160	0002-0777*

\*CONSTANT BLOCK LENGTH = NUMBER OF WORDS +1.

## 4.3.3 DATA PATTERN

TO CHANGE FROM RANDOM DATA TO CONSTANT DATA OR FROM CONSTANT DATA BACK TO RAN-DOM DATA USE THE TABLE BELOW FOR CHANGES TO MODULE PROGRAM USING ODT.

## 4.4 DEVICE SETUP

ALL DRIVES MUST BE LOADED WITH CASSETTES WRITE ENABLED. REFER TO PARAGRAPH 4.3.1 FOR DRIVE SELECTION.

## 4.5 RUNNING

- 1. CNTR: UPDATED AFTER A WRITE/BACKSPACE BLOCK GAP/READ/COMPARE OPERATION IS COMPLETED.
- 2. SR10: NO EFFECT
- 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

ALL STATUS B ERRORS ARE REPORTED IN THE STANDARD STATUS ERROR REPORT FORMAT, DATA ERRORS IN THE DATA ERROR FORMAT. IF A CRC ERROR OCCURRED THE PROGRAM WILL TRY TO REREAD THE BLOCK UP TO 2 RETRIES. THE FIRST ERROR AFTER ROTATION OR + C IS NOT REPORTED SINCE A TIMING ERROR IS EX-PECTED IDUE TO THE INTERRUPT SYSTEM BEING OFF FOR A PROLONGED TIME).

## 5.1 ERROR SYMBOL DESCRIPTION

## CODE:

0000 SOME KIND OF A STATUS BERROR 0001 STATUS B EQUALLED 0 BUT KSDR FAILED TO SKIP.

0010 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON A WORD BY WORD CHECK). THIS TYPE OF ERROR MAY BE REPORTED AFTER A CRC ERROR AND INDICATES THE FOLLOWING: 1) THE CRC ERROR STOPPED DATA TRANSFER PRIOR TO COMPLETION AND THEREBY CAUSED A SOFTWARE SUMCHECK ERROR; 2) THE DATA THAT WAS

- TRANSFERRED WAS GOOD. SA: CONTENTS OF STATUS A REGISTER
- STATUS A REGISTER READ BACK AFTER SR-KLSA COMMAND (1'S COMPLEMENT)
- EXPECTED STATUS B
- SC: RECEIVED STATUS B SD:
- SF: BUFFER DESIGNATOR
- INITIAL WORD COUNT (POSITIVE SF:
- NUMBER) FINAL WORD COUNT (THE POSITIVE SG:
- NUMBER OF WORDS ACTUALLY READ) SH: IOT DEVICE CODE
- DA: BUFFER ADDRESS
- GOOD DATA WORD
- BAD DATA WORD

Title	SYNOPSIS OF INFO ON DE	C/X8 SOFTWARE MODULES	(Cont) Number	DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev 0	Cross Reference
L		Approval Frank Purcell D		

KOB NUMBER	TYPE	MODULE LOCATION	CONTENTS		
JF1	RANDOM	0742	4516		
		1161	4516		
		0252	xxxx		
	CONSTANT	0742	3770		
	!	1161	3770		
	ŀ	0252	ONNN (8 BIT DATA WORD)		
JF2	RANDOM	0742	5516		
	1	1161	5516		
		0252	XXXX		
	CONSTANT	0742	4770		
	l	1161	4770		
	İ	0252	ONNN (8 BIT DATA WORD)		

d	1	g	B	t	а	
			_			

## FIELD SERVICE TECHNICAL MANUAL

16 Bit 18 Bit 36 Bit 12 Bit

Option or Designator

DEC/X8

Tech Tip Title SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES (Cont DEC/X8-TT-2 Number Processor Applicability Cross Reference Author Rev n Don Herbener All Approval Frank Purcell Date 02/14

## 1. TC01DT MODULE DESCRIPTION

"TC01DT" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A TC01/TC08 DECTAPE SYSTEM WITH UP TO FIGHT TRANSPORTS. THE MAIN CHARAC-TERISTICS OF THIS MODULE ARE:

- 1 ALL READAWRITE TRANSFERS CONSIST OF 777(8) WORDS AND UTILIZE EXTERNAL BUF-FERS. THE FIRST LOCATION IN THE ASSIGNED BUFFER IS RESERVED FOR CURRENT BLOCK BREAK IN DURING SEARCH.
- 2. SEARCH OPERATIONS ARE IN NORMAL MODE. BOTH DIRECTIONS
- 3. READ/WRITE OPERATIONS ARE IN CON-TINUOUS MODE, BOTH DIRECTIONS.
- 4. ALL DRIVES WITHIN THE LIMITS OF THE LOWEST AND HIGHEST NUMBERED DRIVES (DRIVE "8" = "0" IS LOW) SPECIFIED ARE RAN-DOMLY UTILIZED.
- 5. ALL BLOCKS WITHIN THE LIMITS OF THE LOW-EST-3 AND HIGHEST+3 BLOCKS SPECIFIED ARE SEQUENTIALLY USED.
- 6. THE OPERATIONS AT EACH BLOCK CONSIST OF WRITE/READ/CHECK FORWARD, THEN WRITE/ READ/CHECK REVERSE.
- 7. THREE READS ARE DONE IN THE CASE OF A PARITY ERROR.

## 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8, 8/1, 8/L, 8/E, 8/M AND PDP-12(I)
- 2. OPTIONS: TCO1 OR TC08 DECTAPE CONTROL WITH UP TO FIGHT DRIVES (TUSS OR TUSS).
- 3. SPECIAL: STANDARD PDP-8 FORMAT DEC-TAPES ARE RECOMMENDED (2702 BLOCKS, 201 WORDS EACH). NO GUARANTEE IS MADE FOR DECTAPES WITH ANY OTHER FORMAT.

#### 2 DESTRICTIONS

WHEN OPERATING UNDER REVISION A OF THE DEC/X8 MONITOR/BUILDER, CHANGE TC01DT LOCATIONS 0417 AND 0420 FROM 7000 (NOP) TO 7240 AND 3456 RESPECTIVELY

#### A OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES AND USES EXTERNAL BUFFERS.

#### 42 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
  2. PRIORITY: CRITICAL, MUST BE THE HIGHEST OR ONE OF THE HIGHEST PRIORITY MODULES DUE TO INHERENT HARDWARE DESIGN FEATURES.
- 3. JOB SLOTS: JF1 OR JF2 ONLY: 4 PAGES RE-OUIRED.
- 4. STANDARD DEVICE CODES: 0760, 0770
- 5. STANDARD WORD COUNT: 7754
- 6. STANDARD CURRENT ADDRESS: 7755

## 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

- IN ADDITION THE FOLLOWING MODULE LOCA-TIONS MAY BE CHANGED AS INDICATED TO ACHIEVE THE DESIRED RESULTS.
- 1. "REPORT" (0425) MAY BE CHANGED FROM 7700 TO XX00 WHERE ANY CLEAR BITS ARE NOT REPORTED AS ERRORS, BIT ASSIGNMENT IS THE SAME AS IN TC01/TC08 DECTAPE'S STATUS B REGISTER.
- 2. "PARITY" (0734) MAY BE CHANGED FROM 3500 TO 7700 TO INHIBIT CHECKING DATA AFTER A DECTAPE PARITY FREOR

Title	SYNOPSIS	OF INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont)	Tech Tip Number	DEC/X8-TT-2
EAH	Process	or Applicat	oility	Autho		Rev	0	Cross Reference
				Appro	wal Frank Purcell	Date 02/1	4/73	

CODE	DEFINITION	RESPONSE	LIMITS	PRESET
Α	LOWEST DRIVE	N	0-7	0
В	HIGHEST DRIVE	N	0-7	0
С	LOWEST BLOCK	0 FOR NO CHANGE 1 NNNN FOR NEW	0003-2675	2600
D	HIGHEST BLOCK	0 FOR NO CHANGE 1 NNNN FOR NEW	0004-2676	2676
E	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN	LEGAL DESIGNATOR	RANDOM

#### FIFI D SERVICE TECHNICAL MANUAL Option or Designator digital DEC/X8 12 Bit X 16 Bit 🗍 18 Bit 🗍 36 Bit .

Title	SYNOPSIS OF	INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont	Tech Ti Number	P DEC/X8-TT-2
All	Processor App	olicabilit	У	Author	Don Herbener	Rev (	)	Cross Reference
				Approva	Frank Purcell Dat	e 02/14	1/73	

#### 4.4 DEVICE SETUP

ALL DRIVES TO BE EXERCISED MUST BE SWITCHED TO REMOTE AND WRITE ENABLED WITH TAPE IN PLACE.

## 4.5 RUNNING

- 1. CNTR: UPDATED AFTER A WRITE/READ/ CHECK OPERATION IS COMPLETED.
- 2. SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3 SR11: WHEN SET TO A 1. THE DRIVE CUR-RENT: Y IN LISE IS RETAINED.

#### 5 ERROR INFORMATION

ALL STATUS B ERRORS ARE REPORTED IN THE STANDARD STATUS ERROR FORMAT, DATA ERRORS IN THE DATA ERROR FORMAT. THE FIRST STATUS ERROR AFTER ROTATION OR † C IS NOT REPORTED SINCE A TIMING ERROR IS EXPEC-TED (DUE TO THE INTERRUPT SYSTEM BEING OFF FOR A PROLONGED TIME).

## 5.1 ERROR SYMBOL DEFINITIONS

CODE:

0000 SEARCH OPERATION 0002 READ OPERATION 0004 WRITE OPERATION

0012 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON A WORD BY WORD CHECK.) THIS TYPE OF ERROR MAY BE REPORTED AFTER A PARITY ERROR AND INDICATES THE FOLLOWING: 1) THE PARITY ERROR STOPPED THE TRANSFER PRIOR TO COMPLETION AND THEREBY CAUSED A SOFTWARE SUMCHECK ERROR; 2) THE DATA THAT WAS TRANSFERRED WAS GOOD.

003X TRANSFER INCOMPLETE (WORD COUNT NON-ZERO BUT NO STATUS REBROR BIT IS SET).

0042 THIS ERROR MAY FOLLOW CODE 0032 REPORTS AND INDICATES WAS INCOMPLETE THE DATA THAT WAS TRANSFERRED WAS GOOD.

- SA: FINAL CONTENTS OF STATUS B REGIS-
  - CURRENT BUFFER DESIGNATOR SR:
  - INITIAL WORD COUNT SC:
  - SD: FINAL WORD COUNT SE: INITIAL CURRENT ADDRESS
- FINAL CURRENT ADDRESS
- SG: CURRENT DRIVE IN BITS 0-2.
- CURRENT BLOCK NUMBER AT WHICH TRANSFERS START.
- FINAL CONTENTS OF STATUS A REGIS-
- DA: BUFFER ADDRESS
- DB: GOOD DATA WORD
- DC: BAD DATA WORD

# 5.2 TROUBLESHOOTING HINT

THE RECURRENCE OF SELECT ERRORS IS A PROBLEM WHICH MAY BE DIFFICULT TO DIAG-NOSE. THE FOLLOWING STEPS MAY LEAD TO A SOLUTION.

- 1. KILL THE JOB.
- 2. CHANGE MODULE LOCATIONS 1030 TO 7000 AND 1031 TO 6766.
- 3. RUN THE JOB.
- 4. IF THE PROBLEM "DISAPPEARS" CHECK OUT THE XSA DY TIME USING THE ORIGINAL CODE.

Title	SYNOPSIS	OF INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont) Numbe	p r DEC/X8-TT-2
All	Processo	r Applicabili	ty	Author	Don Herbener	Rev <sub>0</sub>	Cross Reference
			_i_	Approv	el Frank PurcellDa	te 02/14/72	

## 1. TC12LT MODULE DESCRIPTION

"TC12LT" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A TC12 LINCTAPE SYSTEM WITH UP TO EIGHT TRANSPORTS. THE MAIN CHARAC-TERISTICS OF THIS MODULE ARE:

- ALL READ/WRITE TRANSFERS CONSIST OF 400(8) WORDS AND UTILIZE EXTERNAL BUF-FERS.
- 2. ALL OPERATIONS PERFORMED ARE IN EX-TENDED OPERATIONS MODE AND UTILIZE THE EXTENDED ADDRESSING MODE
- 3. ALL DRIVES WITHIN THE LIMITS OF THE LOWEST AND HIGHEST NUMBERED DRIVES
- SPECIFIED ARE RANDOMLY UTILIZED.

  4. ALL BLOCKS WITHIN THE LIMITS OF THE LOWEST AND HIGHEST BLOCKS SPECIFIED ARE
- 5. THE OPERATIONS AT EACH BLOCK CONSIST OF WRITE/READ/CHECK.
- 6. THREE READS ARE DONE IN THE CASE OF A TRANSFER CHECK ERROR.
- 7. ALL OPERATIONS IN LINC MODE ARE DONE WITH THE INTERRUPT SYSTEM OFF.

## 2. REQUIREMENTS

1. PROCESSORS: PDP-12

SEQUENTIALLY USED.

- 2. OPTIONS: TC12 LINCTAPE PROGESSOR WITH UP TO EIGHT DRIVES (TU55 OR TU56).
- SPECIAL: STANDARD PDP-12 FORMAT LINC-TAPES ARE REQUIRED (1000 OR 1600 BLOCKS, 400 WORDS PER BLOCK).

## 3. RESTRICTIONS

NONE.

## 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

## 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL
- 3. JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-OUIRED

## 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED, RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

IN ADDITION LOCATION "PARITY" (0717) MAY BE CHANGED FROM 0000 TO 7777 TO INHIBIT DATA CHECKING AFTER A TRANSFER CHECK ERROR.

## 4.4 DEVICE SETUP

ALL DRIVES TO BE EXERCISED MUST BE SWITCHED TO REMOTE AND WRITE ENABLED WITH TAPE IN PLACE.

## 4.5 RUNNING

- CNTR: UPDATED AFTER A WRITE/READ/ CHECK OPERATION IS COMPLETED.
- 2. SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN SET TO A 1, THE DRIVE CURRENTLY IN USE IS RETAINED.

## 5. ERROR INFORMATION

TRANSFER CHECK ERRORS ARE REPORTED IN THE STANDARD STATUS ERROR FORMAT, DATA ERRORS IN THE DATA ERROR FORMAT.

## 5.1 ERROR SYMBOL DEFINITIONS

CODE:

0002 READ OPERATION

CODE	DEFINITION	RESPONSE	LIMITS	PRESET	
A	LOWEST DRIVE	N	0-7	0	
В	HIGHEST DRIVE	N .	0-7	0	
С	LOWEST BLOCK	0 FOR NO CHANGE 1 NNNN FOR NEW			
D	HIGHEST BLOCK	0 FOR NO CHANGE 1 NNNN FOR NEW	0001-1577	0777	
E	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM	
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN	LEGAL DESIGNATOR	RANDOM	

digital		FIELD	SE	RVICE	TEC	HNICAL	MANUAL	0	ption or Designator DEC/X8
		12 Bit	X	16 Bit		18 Bit 📗	36 Bit 🗌	<u> </u>	
Title	SYNOPSIS O	F INFO	ON E	DEC/X8	SOFT	WARE MODU	LES (Cont	Tech T Numbe	ip r DEC/X8-TT-2
ΔII	Processor A	pplicabilit	y	Author	Don	Herbener	Rev	0	Cross Reference

Approval Frank Purcell Date 02/14/73

0004 WRITE OPERATION

0012 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON WORD BY WORD CHECK.)

SA: FINAL CONTENTS OF TAC

SB: CURRENT BUFFER DESIGNATOR

SC: CURRENT DRIVE IN BITS 9-11

SD: INITIAL XOB

SE: TAPE INSTRUCTION (WRI OR RDE)

SF: CURRENT BLOCK NUMBER

SG: FINAL XOB

DA: BUFFER ADDRESS

DB: GOOD DATA WORD

DC: BAD DATA WORD

Title	SYNOPSIS	OF	INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont) Tech T	ip pr DEC/X8-TT-2
All	Processo	r Ap	plicabili	ty	Author	Don Herbener	Rev <sub>0</sub>	Cross Reference
		1		-	Approv	<sup>/al</sup> Frank Purcell <sup>Da</sup>	ite 02/14/73	3

#### 1 TOSSME MODER E DESCRIPTION

"TC58MT" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A TC58 DECMAGTAPE SYSTEM WITH UP TO EIGHT TRANSPORTS. THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- 1. RECORD LENGTH VARIES RANDOMLY FROM 30 TO 1000 WORDS OCTAL.
  - 2. FILE LENGTH VARIES RANDOMLY FROM 1 TO 200 RECORDS OCTAL. (EOF IS NOT WRITTEN.)
  - 3. THE TAPE OPERATIONS PERFORMED ARE WRITE/READ-COMPARE/READ FOR EACH "FILE". SPACE REVERSE IS USED TO MOVE FROM THE END TO THE REGINNING OF THE FILE. REWIND IS USED ONLY WHEN EOT IS SENSED.
  - 4. ALL OPERATIONS ARE DONE AT 800 BPI, NORMAL GAP IN CORE DUMP MODE (9 TRACK TREATED AS 7 TRACK). GAP AND DENSITY MAY RE CHANGED BY THE USER AS INDICATED LATER; HOWEVER, NO PROVISIONS HAVE BEEN INCLUDED TO OPERATE IN STANDARD 9 TRACK COMPATIBLE MODE.
  - 5. ALL DRIVES WITHIN THE LIMITS OF THE LOW-EST AND HIGHEST DRIVES SPECIFIED ARE RANDOMLY UTILIZED.
  - 6. UNLIKE MANY OTHER DECMAGTAPE EXER-CISERS. THIS MODULE STARTS AT THE CUR-RENT TAPE POSITION, TAPE IS FORCED TO BOT ONLY WHEN EOT IS SENSED.
  - 7. CONTINUE MODE IS NEVER UTILIZED.
  - 8. THE MODULE WILL HANG IF A SELECTED DRIVE IS OFF LINE OR OTHERWISE NOT READY

## 2. REQUIREMENTS

1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12

- 2. OPTIONS: TC58 DECMAGTAPE CONTROL WITH UP TO EIGHT 7 AND/OR 9 TRACK TRANSPORTS (TU20, TU30, TU10 OR EQUIVALENTS).
- 3. SPECIAL: INDUSTRY CERTIFIED STANDARD MAGNETIC TAPE.

## 3. RESTRICTIONS

9 TRACK COMPATIBLE MODE MAY NOT BE USED. ALL 9 TRACK TRANSPORTS WILL BE OPERATED IN CORE DUMP MODE.

## 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODILLE REQUIRES EXTERNAL RUFFERS

## 42 RILL DING

- JOB TYPE: INTERRUPT DRIVEN
   PRIORITY: SHOULD BE ASSIGNED THE LOW-EST INTERRUPT PRIORITY.
- 3. JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-OUIRED
- 4. STANDARD DEVICE CODES: 0700, 0710, 0720
- 5. STANDARD WORD COUNT: 7752
- 6. STANDARD CURRENT ADDRESS: 7753

## 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW.

IN ADDITION LOCATION "K606A" (0325) MAY BE CHANGED TO SPECIFY ANY LEGAL GAP OR DEN-SITY SELECTION EXCEPT 9 TRACK COMPATIBLE. CORE DUMP MODE MUST ALWAYS BE USED. BIT ASSIGNMENT IS THE SAME AS THE COMMAND REGISTER. CONTINUE MODE MAY BE FORCED BY CHANGING TC58MT LOCATION 0265 FROM 5263 TO 4777.

CODE	DEFINITION	RESPONSE	LIMITS	PRESET
Α	LOWEST DRIVE	N	0-7	0
В	HIGHEST DRIVE	N	0-7	0
С	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM
D	RECORD LENGTH	0 FOR RANDOM 1 NNNN FOR CONSTANT	0030-1000	RANDOM
E	FILE LENGTH	0 FOR RANDOM 1 NNNN FOR CONSTANT		
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN FOR CONSTANT	LEGAL DESIGNATOR	RANDOM

digital	FIELD SE	RVICE TE	Option or Designator DEC/X8		
	12 Bit 🛚	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	

Title	SYNOPSIS OF INFO ON I	Tech Ti Numbe	DEC/X8-TT-2		
All	Processor Applicability	Author Don Herbener R	?ev	0	Cross Reference
		Approval Frank PurcellDate 0	2/13	3/73	

## 4.4 DEVICE SETUP

ALL DRIVES TO BE UTILIZED MUST BE ON LINE WITH TAPE POSITIONED AT OR AFTER BOT. THE WRITE PERMISS RING MUST BE IN PLACE.

#### 4.5 RUNNING

- 1. CNTR: UPDATED AFTER A COMPLETE FILE HAS BEEN WRITTEN, READ-COMPARED, READ
- 2. SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN SET TO A 1, THE DRIVE CUR-RENTLY IN USE IS RETAINED.

## 5. ERROR INFORMATION

ALL STATUS REGISTER INDICATED ERRORS ARE REPORTED AS STATUS ERRORS, ALL DATA ERRORS AS DATA ERRORS.

## 5.1 ERROR SYMBOL DEFINITIONS

AND DATA CHECKED.

CODE:

0010 REWIND 0020 READ 0030 READ-COMPARE

0040 WRITE

0070 SPACE REVERSE

0021 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON WORD BY WORD CHECK).

00X3 TRANSFER INCOMPLETE (WORD COUNT NON-ZERO BUT NO ERROR BIT WAS SET)

- FINAL CONTENTS-OF STATUS REGISTER
- CURRENT BUFFER DESIGNATOR
- INITIAL WORD COUNT
- FINAL WORD COUNT
- INITIAL CURRENT ADDRESS
- FINAL CURRENT ADDRESS SG: INITIAL COMMAND REGISTER
- FINAL COMMAND REGISTER
- RECORD TALLY (THE LAST RECORD IN A FILE IS 7777, THIS WORD MAY BE USED TO COMPARE READ-COMPARE ERRORS WITH DATA ERRORS FOUND DURING BEAD I

DA: BUFFER ADDRESS

DB: GOOD DATA WORD

DC: BAD DATA WORD

Title	SYNOPSIS	OF INFO	ON I	DEC/X8	SOFTWARE MODULES	(Cont) Nur	h Tip nber DEC/X8-TT-2
All	Processo	r Applicabil	ity	Author	Don Herbener	Rev 0	Cross Reference
		1 1 1	1	Approve	aFrank Purcell Da	te 02/14/7	3

## 1. TD8EDT MODULE DESCRIPTION

"TD8EDT" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A TD8-E DECTAPE SYSTEM WITH A ONE OR TWO UNIT TRANSPORT. THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- 1. ALL READ/WRITE TRANSFERS CONSIST OF 1000 (8) WORDS (4 DECTAPE BLOCKS) AND
- 2. SEARCH, READ, AND WRITE OPERATIONS ARE DONE WITH THE INTERRUPT TURNED OFF.
- 3. READ AND WRITE OPERATIONS ARE DONE IN THE FORWARD DIRECTION ONLY.
- 4. NORMALLY UNITS 0 AND 1 ARE EXERCISED RANDOMLY. FOR CONSTANT UNIT CAPA-BILITIES REFER TO UNIT SELECTION PARA-GRAPH 4.3.1.
- 5. DATA IS NORMALLY RANDOM, FOR CONSTANT DATA CAPABILITIES REFER TO DATA PATTERN PARAGRAPH 4.3.2.
- 6. NORMALLY ALL BLOCKS FROM 0 TO 2701 ARE SEQUENTIALLY USED (0 TO 3, 1 TO 4,...ETC,. 2676 TO 2701). TO CHANGE LOW AND/OR HIGH BLOCK PARAMETERS REFER TO LOW AND HIGH BLOCK SELECTION PARAGRAPH 4.3.3.
- THE OPERATIONS AT EACH BLOCK CONSIST OF WRITE/READ/CHECK DATA.
- 8. THREE READS ARE DONE IN CASE OF A PARITY ERROR.

## 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8E, 8F, 8M
- OPTIONS: TD8E SIMPLE DECTAPE CONTROL WITH A TU56 WITH A ONE OR TWO DRIVE TRANSPORT.
- 3. SPECIAL: STANDARD PDP-8 FORMAT DEC-TAPES ARE RECOMMENDED (2702 BLOCKS, 201 WORDS EACH). NO GUARANTEE IS MADE FOR DECTAPES WITH ANY OTHER FORMAT.

## 3. RESTRICTIONS

SET THE UNIT SELECTS IN ACCORDANCE WITH THE NORMAL TOBE PROCEDURES, AND USE THE APPROPRIATE DEVICE CODE WHEN BUILDING A SYSTEM

#### WARNING

THE TOBE SYSTEM IS DESIGNED TO OPERATE IN A STAND ALONE FASHION ONLY. TO INCLUDE THIS DEVICE IN THE DECICE BY THE DEVICE OF THE DECICE WHICH MODULES, CERTAIN ACTIONS HAVE BEEN TAKEN WHICH MAY MINUTELY DEGRADE THE OVERALL EFFECTIVENESS OF INTERACTIVE EXERCISING OVER A THE OVERAL PROPERTY OF THE DECIMINATION OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER

- A. THE INTERRUPT IS TURNED OFF AND ALL
  OTHER DEVICE SERVICES ARE IGNORED WHEN-
- B. AFTER A TOSE SERVICE CYCLE IS COMPLETE,
  "TDREDT" SETS A MONITOR SOFTWARE FLAG
  (IOFMSK) WHICH INDICATES TO ANY LATENT
  INTERRUPT DEVICE MODULES IN THE SYSTEM
  THAT LATENCY ERRORS MAY BE EXPECTED.
- C. BECAUSE OF THE ABOVE, "TDBEDT" CONTAINS
  A SERVICE DELAY COUNTER SO THE USER CAN
  REGULATE THE FREQUENCY AT WHICH THE
  TDBE IS SERVICED. IF THE TDBE IS SERVICED
  TOO FREQUENTLY, THE YALUE OF INTERACTIVE TESTING IS DIMINISHED. A RECOMMENDED DELAY BETWEEN SERVICE CYCLES IS
  15 TO 30 SECONDS.

REFER TO PARAGRAPH 4.3.4 FOR INSTRUC-

D. PROBLEMS MAY BE ENCOUNTERED DUE TO TIMING CONSIDERATIONS IF A DEVICE SUCH AS THE FPP-12 OR VTB-E IS CONSTANTLY UTILIZING THE PROFESSOR OMA FUNCTION. IN THIS CASE A LARGE NUMBER OF TOBE TIMING ERRORS MAY OCCUR. REFER TO PARAGRAPH 4.3.3 TO MASK SUCH ERRORS FROM REPORTING.

## 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES AND USES EXTERNAL RUFFERS

## 4.2 BUILDING

- 1. JOB TYPE: BACKGROUND 2. PRIORITY: NON-CRITICAL
- 3. JOB SLOTS: JF1 OR JF2 ONLY: 4 PAGES RE-
- QUIRED.
- 4. STANDARD DEVICE CODE: 0770

#### 4.3 INITIALIZING

THIS MODULE IS SETUP NORMALLY TO RUN A TOBE DECTAPE SYSTEM WITH A DEVICE CODE OF 0770. THE DEVICE CODE IS SPECIFIED ONLY AT BUILDING TIME. UNIT SELECTION AND DATA ARE RANDOM. FOUR DECTAPE BLOCKS ARE SEQUENTIALLY EXERCISED FROM 0 TO 2701.

## 4.3.1 UNIT SELECTION

MAKE THE FOLLOWING CHANGES TO THE MODULE PROGRAM FOR THE DESIRED RESULTS.

MODULE	RANDOM	UNIT	UNIT
	UNITS	0	1
0413	4773	7300	7330



# FIELD SERVICE TECHNICAL MANUAL

4

12 Bit 🔀 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

Option or Designator DEC/X8

Title	SYNOPSIS (	OF INFO ON	DEC/X8	SOFTWARE MODULES	(Cont Number	ip <sub>r</sub> DEC/X8-TT-2
All	Processor A	Applicability	Author	Don Herbener	Rev <sub>0</sub>	Cross Reference
			Approv	al Frank Purcell Dat	e 02/14/73	

## 4.3.2 DATA PATTERN

MAKE THE FOLLOWING CHANGES TO THE MODULE PROGRAM FOR THE DESIRED RESULTS.

MODULE LOCATION	RANDOM DATA	CONSTANT DATA	CONSTANT DATA PATTERN
0422	4773	1273	
0515	4773	1273	
0473			xxxx

## 4.3.3 LOW AND HIGH BLOCK SELECTION

- LOW BLOCK: DEPOSIT LOW BLOCK NUMBER (LIMITS: 0-2676) IN LOCATION 0463.
- 2. HIGH BLOCK: DEPOSIT THE 1'S COMPLEMENT OF THE HIGH BLOCK NUMBER (LIMITS: 0-2676) IN LOCATION 0462.

IN ADDITION THE FOLLOWING MODULE LOCATION MAY BE CHANGED AS INDICATED TO ACHIEVE THE DESIRED RESULTS.

"REPORT"(0546) MAY BE CHANGED FROM 0300 TO 0X00 WHERE ANY CLEAR BITS IN STATUS B ARE NOT REPORTED AS ERRORS.

## 4.3.4 TD8-E SERVICE DELAY COUNTER

A SINGLE PRECISION COUNTER IS USED TO CONTROL THE DELAY BETWEEN TOBE SERVICE CYCLES (REFER TO PARAGRAPH 3.1. THE ACTUAL TIME OF THIS DELAY VARIES WITH THE COUNTER PRESET VALUE AND THE MIX OF JOBS RUNNING IN THE SYSTEM.

THE COUNTER PRESET IS INITIALLY SET TO 7777. TO CHANGE THIS VALUE USE ODT AND CHANGE MODULE LOCATION 0357 TO THE APPROPRIATE 2'S COMPLEMENT VALUE.

## 4.4 DEVICE SETUP

ALL UNITS TO BE EXERCISED MUST BE SWITCHED TO REMOTE AND WRITE ENABLED WITH TAPE IN PLACE. UNIT SELECTION MUST BE MADE IN ACCORDANCE WITH NORMAL TOR-E SETUP PROCEDURES.

#### 4.5 RUNNING

- 1. CNTR: UPDATED AFTER A SUCCESSFUL WRITE/READ COMPARE OPERATION.
- 2. SR10: NO EFFECT
- 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

ALL COMMAND REGISTER ERRORS (SELECT, TIMING OR WRITE LOCKOUT) ARE REPORTED IN THE STANDARD STATUS ERROR FORMAT, DATA ERRORS IN THE DATA ERROR FORMAT.

#### 5.1 ERROR SYMBOL DEFINITIONS

## CODE:

## 0000 NO SIGNIFICANCE

0010 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GODD ON A WORB BY WORD CHECK). THIS TYPE OF ERROR MAY BE REPORTED AFTER A PARITY ERROR (BAD CHECKSUM ON TAPE) AND INDICATES THE FOLLOWING: 1). THE FORMAT ERROR APPRIOR THE PROGRAM OF SAME OF THE PROGRAM OF THE REPY CAUSED A SOFT-WARE SUMCHECK ERROR: 2). THE DATA THAT WAS TRANSFERRED WAS GOOD.

- SA: CONTENTS OF THE COMMAND REGISTER
  - (LOADED)
    CONTENTS OF THE COMMAND REGISTER
- (READ)
- SC: BLOCK NUMBER AT WHICH 4 BLOCK TRANSFER STARTS
- SD: BLOCK NUMBER CURRENTLY BEING PRO-
  - CESSED
- SE: BLOCK NUMBER FOR CURRENT TAPE

INITIAL SOFTWARE WORD COUNT (ALWAYS - 1000)

- SF: BUFFER DESIGNATOR
- DA: BUFFER ADDRESS
- DB: GOOD DATA WORD DC: BAD DATA WORD

0

Title	SYNOPSIS	OF INFO	ON	DEC/X8	SOFTWARE MODULES	(Cont)	Tech Ti Number	DEC/X8-TT-2
All	Processo	r Applicabil	ity	Author	Don Herbener	Rev	0	Cross Reference
		111	-	Approva	Frank PurcellDa	te 02/1	4/73	

## 1. TIMERA MODULE DESCRIPTION

"TIMERA" IS A DEC/X8 SOFTWARE MODULE WHICH CARRIES OUT THE FOLLOWING FUNCTIONS THROUGH THE USE OF A REAL TIME CLOCK.

- REPORTS ELAPSED RUNTIME AT APPROXI-MATELY 15 MINUTE INTERVALS (AFTER THE FIRST REPORT AT ELAPSED TIME 0 00 00).
- 2. REPORTS ANY INTERRUPT DRIVEN MODULE WHICH IS INTHE RUN STATE BUT WHOSE PASS COUNTER HAS NOT CHANGED WITHIN THE LAST 5 TO 10 MINUTES. A REPORT OF THIS TYPE INDICATES THAT THE SPECIFIED JOB IS MAKING NO PROGRESS, AND THAT PROBABLY THE DEVICE BEING EXERCISED BY THAT JOB FALLED TO GENERATE A PROGRAM INTER-
- 3. RANDOMIZE JOB SLOT ROTATION BY PERIODI-CALLY PLACING A RANDOM NUMBER IN THE DEC/X8 MONITOR LOCATION "ROTWRD" (00177). REFER TO THE "DEC/X8 USERS GUIDE", PARAGRAPH 4.3.3 FOR MORE INFOR-MATION ON "ROTWRD".
- 4. IF SO INITIALIZED, "TIMERA" WILL HALT THE EXERCISER AFTER "NN" HOURS OF ELAPSED RUNTIME. WHEN DEC/X8 TIMES OUT, "DEC/X8 TIMEOUT" WILL BE PRINTED AND THE EXER-CISER WILL HALT.

THE ELAPSED TIME REPORT IS OF THE FORM:

TIMERA - JFX FLD N ET: D HH MM

WITH THE FOLLOWING DEFINITIONS:

"JFX" TIMERA MODULE JOB NUMBER

"N" TIMERA CURRENT PROGRAM FIELD

"D" ELAPSED TIME DAY NUMBER (0-6)

"HH" ELAPSED TIME HOURS IN DECIMAL
"MM" ELAPSED TIME MINUTES IN DECIMAL (00-59)

THE NO CHANGE IN JOB REPORT IS ALWAYS PRE-

#### \*NO CHG JEX

WHERE "JFX" IS THE JOB NUMBER OF THE MODULE WHICH HAS INDICATED NO CHANGE IN ITS PASS COUNTER.

## NOTE

ELAPSED TIME IS PRESET TO 0 00 00 WHEN TIMERA IS SWITCHED FROM THE KILLED TO THE RUN STATE.

#### 2 REQUIREMENTS

- 1. PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12
- 2. OPTIONS: REAL TIME CLOCKS TYPES: DK8-EA, -EC, -EP KW8/18/L] A, B, C, D, E, F KW1/2-A
- 3. SPECIAL: NONE

## 3. RESTRICTIONS

- "TIMERA" DOES NOT RESPOND TO THE "KJFX" OR "AK" COMMANDS, IT MAY BE KILLED ONLY BY A RESTART AT 03000.
- 2. A MAXIMUM OF 4096 (DECIMAL) CLOCK TICKS PER SECOND ARE RECOGNIZED PROPERLY BY THE SOFTWARE.

## 4. OPERATING INFORMATION

#### 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

## 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- PRIORITY: SHOULD BE PLACED IMMEDIATELY AFTER ANY CRITICAL INTERRUPT MODULES.
   JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-
- QUIRED.
- 4. STANDARD DEVICE CODE: 0130

#### 4.3 INITIALIZING

FAILURE TO INITIALIZE THIS MODULE WILL RESULT IN AN EXERCISER HANG.

CLOCKS	/CLOCK PARAMETERS AND RESPO				
	A	В	C		
DK8-EA	100	0000	NNNN		
DK8-EC	100	0000	NNNN		
DK8-EP	011	0000	0062		
KW12-A	021	0000	0062		
KW8/I[8/L]					
·····>A,B,C	130	0000	NNNN		
>D,E,F	132	NNNN	NNNN		

D = No. OF HRS. TO RUN AND THEN HLT. APPLICABLE TO ALL CLOCKS.

digital FIELD SERVICE TECHNICAL MANUAL						٦	DEC/X8	
			[X] 16 Bit	□ 18	Bit 🗌	36 Bit 🗌	<u> </u>	
Title	itle SYNOPSIS OF INFO ON DEC/X8 SOFTWARE MODULES (Cont					Tech T Numbe	ip DEC/X8-TT-2	
All	Processor	Applicability	Author	Don He	erbener	Rev	0	Cross Reference

.....

INITIALIZE THE MODULE IN ACCORDANCE WITH THE TABLE BELOW, ALL INVITYS ARE ASSUMED TO BE POSITIVE OR ASSOLUTE COTAL VALUES, IF THE INPUT FOR PARAMETER "B" IS GIVEN AS NNNN, SPECIFY THE CLOCK COUNTER BUFFER PRESET DESIDED IN THE INPUT FOR PARAMETER "C" IS GIVEN AS NNNN, SPECIFY THE NUMBER OF COST OF THE VALUE OF THE PROPER VALUES FOR PARAMETER "C" IS GIVEN AS NNNN, SPECIFY THE NUMBER OF COST OF THE VALUE OF THE PROPER VALUES FOR PARAMETERS "S" AND "C".

IF THE EXERCISER KILL OPTION IS DESIRED, RESPOND TO PARAMETER "O" BY TYPING "1 NN" WHERE "NN" DESIGNATES THE NUMBER OF HOURS THE EXERCISER IS TO BE RUN (00-27 IN OCTAL ARE VALID). IF THE KILL OPTION IS NOT DESIRED. TYPE "O".

## 4.4 DEVICE SETUP

NO SETUP IS REQUIRED UNLESS THE FREQUENCY SOURCE IS EXTERNAL TO THE CLOCK OPTION.

## 4.5 RUNNING

Approval Frank Purcell Date 02/14/73

- 1. CNTR: UPDATED BY EVERY CLOCK TICK.
- 2. SR10: NO EFFECT
- 3. SR11: NO EFFECT

  5. ERROR INFORMATION

THE ONLY CLOCK ERROR DETECTED BY TIMERA RESULTS IN A HALT AT RELATIVE LOCATION 1165. THIS HALT INDICATES THAT WHEN USING EITHER THE DKBEP OR KW12-A CLOCKS, THE OVERFLCW STATUS BITWAS CLEAR BUT A CLOCK INTERRUPT OCCURRED. TO RECOVER, RESTART AT 03000.

Title	SYNOPSIS OF INFO ON	DEC/X8 SOFTWARE MODULES	(Cont)	Tech Ti Number	DEC/X8-TT-2
All		Author Don Herbener	Rev	0	Cross Reference
	1 1 1 1 1 1 1	Approval Frank PurcellDa	te 02/1	4/73	

## 1. TM8EMT MODULE DESCRIPTION

"TM8EMT" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A TMBE DECMAGTAPE SYSTEM WITH UP TO EIGHT TRANSPORTS. THE MAIN CHARACTERISTICS OF THIS MODULE ARE:

- 1. RECORD LENGTH VARIES RANDOMLY FROM 30 TO 1000 WORDS OCTAL.
- 2. FILE LENGTH VARIES RANDOMLY FROM 1 TO 200 RECORDS OCTAL. (FOF IS NOT WRITTEN.)
- 3. THE TAPE OPERATIONS PERFORMED ARE WRITE/READ-COMPARE/READ FOR EACH "FILE". SPACE REVERSE IS USED TO MOVE FROM THE END TO THE BEGINNING OF THE FILE. REWIND IS USED. ONLY WHEN EOT IS SENSED.
- 4. ALL OPERATIONS ARE DONE AT 800 BPI, NOR-MAL GAP IN CORE DUMP MODE (9 TRACK TREATED AS 7 TRACK). GAP AND DENSITY MAY BE CHANGED BY THE USER AS INDICATED LATER; HOWEVER, NO PROVISIONS HAVE BEEN INCLUDED TO OPERATE IN STANDARD 9 TRACK COMPATIBLE MODE.
- 5. ALL DRIVES WITHIN THE LIMITS OF THE LOW-EST AND HIGHEST DRIVES SPECIFIED ARE RANDOMLY UTILIZED.
- UNLIKE MANY OTHER DECMAGTAPE EXER-CISERS, THIS MODULE STARTS AT THE CUR-RENT TAPE POSITION. TAPE IS FORCED TO BOT ONLY WHEN EOT IS SENSED.
- ALL FUNCTIONS ARE ATTEMPTED IN A CON-TINUOUS MODE OF OPERATION. THE CONDI-TION OF "TAPE UNIT READY" (TUR) IS NEVER SENSED BY THE SOFTWARE.

8. A "STAT ERR" WILL BE REPORTED WHEN ANY DRIVE REACHES EOT. THIS TYPE OF ERROR SHOULD BE CONSIDERED AN EXPECTED AND ACCEPTABLE EVENT PROVIDING THE ERROR "CODE" IS 4000 (WRITE FUNCTION BEING PERSORMEN).

#### 2. REQUIREMENTS

- PROCESSORS: PDP-8, 8/I, 8/L, 8/E, 8/M AND PDP-12.
- 2. OPTIONS: TM8-E DECMAGTAPE CONTROL WITH UP TO EIGHT 7 AND/OR 9 TRACK TRANS-PORTS (TU10 OR EQUIVALENT).
- SPECIAL: INDUSTRY CERTIFIED STANDARD MAGNETIC TAPE.

## 3. RESTRICTIONS

9 TRACK COMPATIBLE MODE MAY NOT BE USED.
ALL 9 TRACK TRANSPORTS WILL BE OPERATED IN
CORE DUMP MODE.

#### 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

## 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: NON-CRITICAL.
- JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-QUIRED.
- 4. STANDARD DEVICE CODES: 0700, 0710, 0720

#### 4.3 INITIALIZING

AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN RELOW

CODE	DEFINITION	RESPONSE	LIMITS	PRESET
А	LOWEST DRIVE	N	0-7	0
8	HIGHEST DRIVE	N	0-7	0
С	TYPE OF DATA	0 FOR RANDOM 1 NNNN FOR CONSTANT	ANY DATA WORD	RANDOM
D	RECORD LENGTH	0 FOR RANDOM 1 NNNN FOR CONSTANT	0038-1000	RANDOM
E	FILE LENGTH	0 FOR RANDOM 1 NNNN FOR CONSTANT	0001-0200	RANDOM
F	BUFFER TO USE	0 FOR RANDOM 1 NNNN FOR CONSTANT	LEGAL DESIGNATOR	RANDOM

d	A	a	A	ŧ	а	П
-	ш	Я	Ш	Ŀ	٩	u

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator DEC/X8

12 Bit 🔀 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

IN ADDITION BITS 10 AND 110F LOCATION KCMD (0713) MAY BE CHANGED TO A LEGAL DENIST SELECTION EXCEPT 9-TRACK COMPATIBLE 800 BIP. IALSO BIT 30 FLOCATION KFUNC (0330 MB) ALSO BIT 30 FLOCATION KFUNC (0330 MB) BE CHANGED TO ALTER INTERRECORD GAP. BIT ASSIGNMENTS FOR BOTH OF THESE WORDS AT THESE WORDS AND THE TIMBE COMMAND AND IN IN LOCATION REPORT (1035) MAY BE ZEROED TO INHIBIT REPORTING PARTICULAR TYPES OF ERRORS. BIT ASSIGNMENT IN THIS WORD IS THE SAME AS IN THE MAIN STATUS REGISTER.

## 4.4 DEVICE SETUP

ALL DRIVES TO BE UTILIZED MUST BE ON LINE WITH TAPE POSITIONED AT OR AFTER BOT. THE WRITE PERMISS RING MUST BE IN PLACE.

#### 45 RUNNING

- CNTR: UPDATED AFTER A COMPLETE FILE HAS BEEN WRITTEN, READ-COMPARED, READ AND DATA CHECKED.
- SR10: WHEN SET TO A 1, THE BUFFER CUR-RENTLY ASSIGNED IS RETAINED.
- 3. SR11: WHEN SET TO A 1, THE DRIVE CUR-RENTLY IN USE IS RETAINED.

#### 5. ERROR INFORMATION

ALL STATUS REGISTER INDICATED ERRORS ARE REPORTED AS STATUS ERRORS. ALL DATA ERRORS AS DATA ERRORS.

#### 5.1 ERROR SYMBOL DEFINITIONS

#### CODE:

- 1000 REWIND
  - 2000 READ
  - 3000 READ-COMPARE 4000 WRITE
  - 7000 SPACE REVERSE
  - 2001 FALSE DATA ERROR (BAD SOFT-WARE CHECKSUM BUT DATA LOOKED GOOD ON WORD BY WORD CHECK).
  - X003 TRANSFER INCOMPLETE (WORD COUNT NON-ZERO BUT NO ERROR BIT WAS SET).
- SA: FINAL CONTENTS OF MAIN STATUS RE-
  - GISTER
- SB: CURRENT BUFFER DESIGNATOR
- SC: INITIAL WORD COUNT
- SD: FINAL WORD COUNT
- SE: INITIAL CURRENT ADDRESS SF: FINAL CURRENT ADDRESS
- SG: INITIAL COMMAND REGISTER
- SH: FINAL COMMAND REGISTER
  SI: INITIAL FUNCTION REGISTER
- SI: INITIAL FUNCTION REGISTER
  SJ: FINAL FUNCTION/STATUS REGISTER
- SK: FINAL DATA BUFFER (LPCC AFTER A
- READ OR READ-COMPARE)
  SL: RECORD TALLY (THE LAST RECORD IN A
  FILE IS 7777. THIS WORD MAY BE USED
  TO COMPARE READ-COMPARE ERRORS
  WITH DATA ERRORS FOUND DURING
  READ.
- DA: BUFFER ADDRESS
- DB: GOOD DATA WORD
- DC: BAD DATA WORD

Title	SYNOPSIS OF INFO ON D	EC/X8 SOFTWARE MODULES	(Cont) Tech T	DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev 0	Cross Reference
1		Approval Frank PurcellDa	te 02/14/73	

## 1. VCADSE MODULE DESCRIPTION

"VCAD8E" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES THE VCSE DISPLAY CONTROL WITH VR14 OR VR20 DISPLAY AND THE ADSEA ADC WITH AMSEA MULTIPLEXOR AND AMSEC PANEL.

THE MODULE SAMPLES 4 ANALOG CHANNELS (0-3) AND DISPLAYS THE RESULTS ON THE SCREEN IN THE FORM OF A CROSS. THE SAMPLED DATA CONTROLS THE CROSS AS FOLLOWS:

CHANNEL 1 CHANNEL 2 X VALUE OF CENTER OF CROSS Y VALUE OF CENTER OF CROSS LENGTH OF HORIZONTAL LINE SEGMENT

CHANNEL 3

LENGTH OF VERTICAL LINE

SECMENT

POINTS ARE INTENSIFIED ON THE SCREEN IN THE FOLLOWING MANNER WITH EVERY FOURTH POS-SIBLE POINT BEING INTENSIFIED:

.(11) (7) (3) (2) (6) (10) tn ....(9).(5).(1) .(4) (8) .(12)

THIS CONTINUES UNTIL ONE AXIS HAS INTEN-SIFIED ALL POINTS THEN COMPLETES THE UN-FINISHED AXIS.

WHEN THE POSITION AND LENGTH FOR A LINE IS SUCH THAT THE SCREEN BOUNDARY IS PENETRA-TED. THE REMAINING POINTS WRAP AROUND TO THE OPPOSITE SIDE OF THE SCREEN, IF THE LINE LENGTH IS A MAXIMUM WHEN WRAP AROUND OCCURS THE WRAP AROUND LINE LACKS ONE DOT REACHING THE OTHER END OF THE LINE.

IN THE ABSENCE OF A ADSEA/AMSEA/AMSEC, CHANNELS 0 AND 1 ARE ASSUMED TO BE 0000 WHILE CHANNELS 2 AND 3 ARE 7777, THIS PRO-DUCES A FULL SCALE CROSS IN THE CENTER OF THE SCREEN.

WHEN A COLOR DISPLAY (VR20) IS USED THE FIRST HALF OF THE TOTAL NUMBER OF DOTS ON THE SCREEN WILL BE DISPLAYED IN RED AND THE SECOND HALF IN GREEN. ALSO THOSE DIS-PLAYED IN GREEN WILL BE ON DISPLAY CHANNEL 1 WHILE THOSE IN RED ARE ON DISPLAY CHAN-

## 2. REQUIREMENTS

1. PROCESSOR: PDP-8/E, 8/M, 8/F

2. OPTIONS: VC8E WITH VR14 OR VR20 ADSEA WITH AMSEA AND AMSEC

3. SPECIAL: NONE

#### 3. RESTRICTIONS

#### NONE

## 4. OPERATION INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

#### NONE

#### 42 RUILDING

- 1. JOB TYPE: BACKGROUND
- 2. PRIORITY: MUST HAVE LOWER PRIORITY THAN ALL INTERRUPT JOBS.
- 3. JOB SLOTS: ANY EXISTENT JOB SLOT: 2 PAGES REQUIRED.
- 4. STANDARD DEVICE CODES: 0050 FOR VC8E 0530 FOR ADSEA: AMSEA

\_\_\_\_\_

## 4.3 INITIALIZING

THE MODULE MAY BE INITIALIZED TO RUN WITH OR WITHOUT AN ADC AND WITH A VR14 OR VR20. AFTER THE INDICATED CODE LETTER IS PRINTED RESPOND BY TYPING THE PARAMETER IN THE MANNER SHOWN BELOW

CODE	DEFINITION	RESPONSE	PRESET
A	IS AD8EA/AM8EA PRESENT	0 = VC8E ONLY 1 = VC8E WITH AD8EA/AM8EA	1
В	TYPE OF DISPLAY	0 = VR14 6 = VR20	0

#### 4.4 DEVICE SETUP

THE VR14 OR VR20 SHOULD BE POWERED UP AND SHOULD HAVE "CHANNEL 1 & 2" AND "REMOTE" SELECTED ON THE FRONT PANEL.

## 45 RUNNING

- 1. CNTR: UPDATED UPON EACH "CROSS" COM-
- PLETION. 2. SR10: NO EFFECT
- 3. SR11: NO EFFECT

#### 5. ERROR INFORMATION

THE ONLY ERROR POSSIBLE IS IF THE VCSE OR ADBEA IS GIVEN AN INSTRUCTION AND FAILS TO COME BACK WITH A DONE FLAG, IN SUCH INSTAN-CES A SOFTWARE TIMER DETERMINES THAT THE RESPECT-IRED DEVICE IS IN A "HANG" STATE AND EXITS TO THE ERROR ROUTINE, ERROR CODE 0000 INDICATES AN AD HANG WHILE 7777
INDICATES A VC HANG, "ERRSA" IS MEANINGLESS FOR VC HANG BUT INDICATES THE AM CHANNEL + 1 IN USE IF AN AD HANG.

DIGITAL EQUIPMENT CORPORATION

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Rit Γx 16 Bit

18 Rit

DEC/X8 36 Rit

Tech Tip Title SYNOPSIS OF INFORMATION ON DEC/X8 SOFTWARE MODULES DEC/X8-TT-2 Number Cross Reference Processor Applicability Author Don Herbener Rev n ΑII Approval Frank Purcell Date 02/14/73 | C. EACH WORD OF PLANNED DATA DISPLAYED VTSE MODULE DESCRIPTION

"VT8E" IS A DEC/X8 SOFTWARE MODULE WHICH EXERCISES A VT8-E DECDISPLAY IN BOTH ALPHA AND GRAPHIC MODES OF OPERATION. IT ALSO UTILIZES THE VT8-E LINE FREQUENCY CLOCK FOR VARIOUS TIME CHECK PURPOSES. THE KEY-BOARD AND PRINTER FUNCTIONS WHICH ARE PART OF THE VTS-E ARE NOT EXERCISED BY THIS MODULE

## 1.1 VT8-E DISPLAY EXERCISING

"VT8E" UTILIZES THE ALPHA AND GRAPHIC CAPA-BILITIES IN FOUR UNIQUE SOFTWARE MODES. ANYONE OF WHICH MAY BE CHOSEN BY THE USER, REFER TO PARAGRAPH 4.3 FOR INITIA-LIZING INFORMATION.

THE FOLLOWING SUBPARAGRAPHS LIST THE CHARACTERISTICS OF EACH OF THESE MODES.

#### 1 "ALPHA ONLY" MODE

- A. UTILIZES THE VT8-E ALPHA MODE ONLY.
- B. DISPLAYS 447 (10) CHARACTERS WHICH IS EQUIVALENT TO 7 LINES @ 64 CHARACTERS PER LINE, OR 14 LINES @ 32 CHARACTERS PER LINE, IN BOTH CASES THE LAST CHARA-CTER IN THE LAST LINE (7TH OR 14TH) IS END OF SCREEN (EOS).
- C. ALL CHARACTERS BEING DISPLAYED AT A GIVEN TIME HAVE THE SAME ASCII CODE. HOWEVER, STARTING WITH THE FIRST CHARACTER EACH GROUP OF FOUR CHARA-CTERS APPEARS AS FOLLOWS:

X(NORMAL INTENSITY) X(BLINK) X(BRIGHT) X(CURSOR)

THIS SEQUENCE IS REPEATED THROUGH ALL 447 CHARACTERS.

- D. EACH DISPLAY PERIOD LASTS FOR APPROX-IMATELY FIVE SECONDS. THEN THE ASCII CODE OF THE CHARACTER IS INCREMENTED BY ONE, THE RANGE OF CHARACTERS DIS-PLAYED IS FROM 040 TO 137 (SEVEN BIT ASCII)
- E. THE FIRST CHARACTER TO BE USED AT RUN TIME DEPENDS ON THE PRIOR STATE OF THE SOFTWARE MODULE.

### 2 "GRAPHIC ONLY" MODE

- A. UTILIZES THE VT8-E GRAPHIC MODE ONLY.
- B. DISPLAYS 28 LINES @ 16 WORDS PER LINE OF PLANNED DATA. THE REMAINDER OF THE DISPLAY CONTAINS RANDOM DATA WHICH LIES OUTSIDE OF THE CURRENT BUFFER AREA. NOTE THAT THE 3 LEAST SIGNIFICANT BITS OF THE LAST WORD ON EACH LINE ARE NEVER DISPLAYED. ALSO THE LAST WORD ON THE 28TH LINE IS ALWAYS 3000.

- IS IDENTICAL. THIS PLANNED DATA CHANGES ABOUT ONCE EVERY FIVE SECONDS AND PROGRESSES THROUGH THE FOLLOWING OCTAL SEQUENCE:
- 0001, 0003, 0007, 0017, 0037, 0077, 0177, 0377, 0777 1777 3777 7777 FTC.
- D. THE FIRST DATA PATTERN TO BE USED AT RUN TIME DEPENDS ON THE PRIOR STATE OF THE SOFTWARE MODULE.

#### 3. "ALPHA/GRAPHIC" MODE

- A. UTILIZES BOTH THE ALPHA AND GRAPHIC MODES OF THE VTS.E
- B. MAKES ONE PASS OF ALL CHARACTERS IN THE "ALPHA ONLY" MODE (1.1.1). THEN ONE PASS OF DATA IN THE "GRAPHIC ONLY" MODE (1.1.2), THEN SWITCHES BACK TO "ALPHA ONLY"
- C. THE FIRST MODE AND CHARACTER OR DATA USED AT RUN TIME DEPENDS ON THE PRIOR STATE OF THE SOFTWARE MODULE

## 4. "SPECIAL GRAPHIC" MODE

- A. UTILIZES THE VT8-E GRAPHIC MODE ONLY.
- B. DISPLAYS ANY AREA OF MEMORY AS SPECIFIED BY THE USER (REFER TO CHANGES TO "ABSADD" AND "ABSFLD" IN PARAGRAPH 4.3).

### NOTE

THIS MODE MAY PROVE TO BE A VERY INTERESTING EXPERIENCE FOR THE HISER

#### 1.2 USAGE OF THE VTRE LINE EREQUENCY CLOCK

THE FOLLOWING FUNCTIONS ARE CARRIED OUT THROUGH THE USE OF THE VT8-E CLOCK.

- 1. REPORTS ELAPSED RUNTIME AT APPROXI-MATELY 15 MINUTE INTERVALS (AFTER THE FIRST REPORT AT ELAPSED TIME 0 00 00). THIS FUNCTION MAY BE DELETED (REF. PARA-GRAPH 4.3).
- 2. REPORTS ANY INTERRUPT DRIVEN MODULE WHICH IS IN THE RUN STATE BUT WHOSE PASS COUNTER HAS NOT CHANGED WITHIN THE LAST 5 TO 10 MINUTES. A REPORT OF THIS TYPE INDICATES THAT THE SPECIFIED JOB IS MAKING NO PROGRESS, AND THAT PROBABLY THE DEVICE BEING EXERCISED BY THAT JOB FAILED TO GENERATE A PROGRAM INTER-RUPT. THIS FUNCTION MAY BE DELETED (REF. PARAGRAPH 4.3).
- 3. RANDOMIZE JOB SLOT ROTATION BY PERIODI-CALLY PLACING A RANDOM NUMBER IN THE DEC/X8 MONITOR LOCATION "ROTWRD" (00177). REFER TO THE "DEC/X8 USERS GUIDE", PARAGRAPH 4.3.3 FOR MORE INFOR-MATION ON "ROTWRD".

Title	SYNOPSIS	OF I	NFO	ON	DEC/X8	SOFTWARE MODULES	(Cont)	Tech Tip Number	DEC/X8-TT-2
All	Processo	or Appl	licabil	ity	Author	Don Herbener	Rev	0	Cross Reference
					Approv	al Frank Purcell	ate 02/1	1/72	

4. IF SO INITIALIZED, "VTSE" WILL HALT THE EXERCISER AFTER 1 TO 23 HOURS OF ELAPSED RUNTIME. THE HALT LOCATION IS MODULE BELATIVE 0720

THE ELAPSED TIME REPORT IS OF THE FORM:

## VT8E-JFX FLD N ET: D HH MM

WITH THE FOLLOWING DEFINITIONS:

"JFX" VT8E MODULE JOB NUMBER

VT8E CURRENT PROGRAM FIELD

"D" ELAPSED TIME DAY NUMBER (0-6)

"HH" **ELAPSED TIME HOURS IN DECIMAL** (00.22)

"MM" **ELAPSED TIME MINUTES IN DECIMAL** (00.50)

THE NO CHANGE IN JOB REPORT IS ALWAYS PRE-FACED BY AN ELAPSED TIME REPORT AND THEN:

\*NO CHG JFX

WHERE "JFX" IS THE JOB NUMBER OF THE MODULE WHICH HAS INDICATED NO CHANGE IN ITS PASS COUNTER.

NOTE

ELAPSED TIME IS PRESET TO 0 00 00 WHEN VTSE IS SWITCHED FROM THE KILLED TO THE RUN STATE.

## 2. REQUIREMENTS

- 1. PROCESSORS: PDP-8/E, 8/F, 8/M
- 2 OPTIONS: VT8-E DECDISPLAY WITH VIDEO MONITOR
- 3. SPECIAL: NONE

## 3. RESTRICTIONS

THE KEYBOARD AND PRINTER FUNCTIONS OF THE VT8-E ARE NOT EXERCISED BY THIS MODULE. AND INTERRUPTS FROM THESE DEVICES MAY RESULT IN AN UNACKNOWLEDGED INTERRUPT MONITOR HALT.

## 4. OPERATING INFORMATION

## 4.1 SPECIAL CONSIDERATIONS

THIS MODULE REQUIRES EXTERNAL BUFFERS.

## 4.2 BUILDING

- 1. JOB TYPE: INTERRUPT DRIVEN
- 2. PRIORITY: SHOULD BE PLACED IMMEDIATELY AFTER ANY CRITICAL INTERRUPT MODULES. 3. JOB SLOTS: JF1 OR JF2 ONLY; 4 PAGES RE-
- QUIRED
- 4. STANDARD DEVICE CODE: 0050

#### 4.3 INITIALIZING

USING THE ![IJFX ← ] COMMAND, AFTER "VT8E" IS PRINTED RESPOND BY TYPING THE DESIRED CODE NUMBER TO SELECT THE DESIRED DISPLAY SOFTWARE MODE.

CODE	DISPLAY SOFTWARE MODE	REFERENCE
0	ALPHA/GRAPHIC	1.1.3 (PRESET VALUE)
1	ALPHA ONLY	1.1.1
2	GRAPHIC ONLY	1.1.2
3	SPECIAL GRAPHIC	1.1.4

IN ADDITION THE FOLLOWING LOCATIONS MAY BE CHANGED VIA 1 0 AS INDICATED

- 1. "PRETIC" (0317): 2'S COMPLEMENT OF THE NUMBER OF CLOCK TICKS PER SECOND. PRE-SET FOR 60(10) TICKS PER SECOND.
- 2. "TIMOUT" (0754): 1'S COMPLEMENT OF THE NUMBER OF HOURS (UP TO 23) OF EXERCISER RUNTIME DESIRED. PLACING 0000 IN THIS LOCATION RESULTS IN THE EXERCISER RUN-NING FOREVER, PRESET TO RUN FOREVER.
- 3. "ABSADD" (1154): THE ABSOLUTE STARTING ADDRESS FOR "SPECIAL GRAPHIC" MODE. PRE-SET TO 0000.
- "ABSFLD" (1155): THE STARTING MEMORY FIELD (BITS 6-8) FOR "SPECIAL GRAPHIC" MODE. PRESET TO 0000.
- 5. "MAXCAR" (1156): THE 1'S COMPLEMENT OF THE 7 BIT ASCII FOR THE MAXIMUM DISPLAY-ABLE CHARACTER IN ALPHA MODE, PRESET FOR MAXIMUM OF CODE 137.
- 6. "BUFLEN" (1157): THE 2'S COMPLEMENT OF THE NUMBER OF CHARACTER SLOTS TO BE DISPLAYED IN ALPHA MODE, THE RANGE IS FROM -1 THROUGH -677. PRESET TO -677 FOR 447(10) CHARACTERS PLUS EOS. THE VALUE IN THIS LOCATION CONTROLS THE AMOUNT OF DMA LOAD CAUSED BY THE VTS-E IN ALPHA MODE. THE ONLY EFFECT IN GRAPHIC MODE IS TO CHANGE THE NUMBER OF PLANNED DATA
- 7. TO DELETE THE ELAPSED TIME REPORTING FUNCTION, CHANGE THE CONTENTS OF LOCA-TION "TIMEA" (0613) FROM 1141 TO 5217.
- 8. TO DELETE THE JOB DEAD CHECKING AND JOB DEAD REPORTING FUNCTION, CHANGE THE CONTENTS OF LOCATION "TIMEB" (0443) FROM 4773 TO 5252.

### 4.4 DEVICE SETUP

NONE REQUIRED OTHER THAN NORMAL ONLINE SÉTUP.

DIGITAL EQUIPMENT CORPORATION

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	
0181191	12 Bit 😠	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	DEC/X8
					· · · · ·

Title	SYNOPSIS OF INFO ON	DEC/X8 SOFTWARE MODULES	(Cont Number	DEC/X8-TT-2
All	Processor Applicability	Author Don Herbener	Rev 0	Cross Reference
^"	1 1 1 1 1 1 1	Approval Frank Purcell Dat	e 02/14/73	

## 4,5 RUNNING

- 1. CNTR: UPDATED ONCE PER MINUTE
- 2. SR10: NO EFFECT 3. SR11: NO EFFECT

## 5. ERROR INFORMATION

ALL ERROR DETECTION IS VISUAL.

NOTE THAT A HALT AT MODULE LOCATION 0720 INDICATES THAT DEC/X8 HAS TIMED OUT. THIS HALT SHOULD OCCUR IMMEDIATELY AFTER THE FIRST ELAPSED TIME REPORT AT NN HOURS WHERE "NN" IS THE TIME OUT VALUE.

## 5.1 HELPFUL HINTS

UNFORTUNATELY THERE IS NO PROVISION FOR SELECTING A CONSTANT BUFFER OR AUTOMATI-

CALLY FREEZING THE CURRENT BUFFER SELECTION. HOWEVER, IF A DISPLAY FAILURE DOES OCCUR, OR DOES CAUSE ANOTHER DEVICE TO FAIL, IMMEDIATELY COMMAND † C AND USING † O CHANGE THE FOLLOWING MODULE LOCATION!

MODULE LOCATION	FROM	то
0610	4775	7000
0617	6002	5223

THESE CHANGES WILL FREEZE THE CURRENT BUFFER ASSIGNMENT AS LONG AS THE MODULE REMAINS IN THE RUN STATE.

IT IS IMPERATIVE THAT THESE LOCATIONS BE RESTORED TO THEIR ORIGINAL CONTENTS PRIOR TO SWITCHING FROM THE KILLED TO THE RUN STATE.

Title	ORDERING DEC/X8 FROM	THE PROGRAM LIBRARY	Tech Tip Number DEC/X8-TT-3
All	Processor Applicability	Author Don Herbener Rev	0 Cross Reference
8's	1	Approval F. Purcell Date 04/1	1/73

There seems to be some confusion in ordering DEC/X8 from the Program Library. I suggest field representatives do not order "personal" copies from the Program Library but instead order LibKit-X8-DlQAA and specify tapes only, and use DEC/X8 Tech Tip-2 for the module information. Revision B of the monitor and all software modules are currently being mailed to the field offices for reference. Below is a list of the Libkit numbers and some DEC/X8 maindec numbers:

Papertape and Documents LIBKIT-X8-D1QAA
DECTAPE and Documents LIBKIT-X8-D1QBA
Linctape and Documents LIBKIT-X8-D10CA

Users Guide Only MAINDEC-X8-D1QAB
File DECtape Only MAINDEC-X8-D1QAE
File Linctape Only MAINDEC-X8-DDQAA

# COMPANY CONFIDENTIAL

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator DF32
	12 Bit 🔼 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	
Title DF32. DF3	2D FALSE FALCOM ERRORS	ech Tip DF32-TT-1

	Title DF32, DF32D FALSE FALCOM ERRORS Number				DF32-TT-1
1	All	Processor Applicability	Author W. Kochman	Rev 0	Cross Reference
	I	RT.         T	Approval W. Cummins	Date 07/31/72	

Falcom errors with an 8L and a DF32 or DF32D system may occur on 60 cycle systems due to the DF32, DF32D Disk Data Maindec DFLE or later revisions. This is due to the time constant normally changed for 50 cycle operation being too small. Location 1772 should be changed from 6 to approximately 15 to ensure proper timing for falcom compare.

Title	DF32 WRITE LOCK PROBL	Tech Tip Number, DF 32-TT-2	
All	Processor Applicability	0 Cross Reference	
8's		Approval W. Cummins Date 07/3	1/72

## Problem 1

Very intermittent data failures especially in environments with poor electrical noise. Print D-BS-DF32-0-5. Assume the write lock switches are in the open position. We then have fairly long open circuit lines to A6T and A6E, which pick up spikes and if they are sufficiently bad cause data errors.

Fix 1 I don't know of any spare clamped loads, so I use a 15 K resistor to -15V giving a lmA current source, via termi-points on the wiring side.

## Problem 2

Same print. Assume that fix 1 is not implemented. Assume write lock switch is closed. Problem is that write lock sometimes fails to lock out depending on resistor tolerance. Reason is that the midair upside down "and" gate of +10 V and 4.7 K gives approximately 2mA of write lock current, the G285 takes 1mA and the R002/R111 (on the skip logic) another 1mA. Result is that depending on resistor tolerance the WIA and WIB signals can be at an indeterminate level of say minus 1.5 volts. This can cause intermittent failures of write lock and information can be lost.

Fix 2 Which also takes into account the extra current requirement of fix 1, is to replace the 4.7 K resistors on the rear of the rotary switch by 2.2 K.

# COMPANY CONFIDENTIAL

Title	DF32 - DS32 DISK	Tech Ti Number		
All .	Processor Applicability	Author G. Chaisson	Rev 0	Cross Reference
Ш	8I 8L	Approval W. Cummins	Date 07/31/72	

PROBLEM: Disk data errors will occur while running customer programs and no disk errors will occur when running disk diagnostics for extended periods of time. (Disk data diagnostic runs twenty passes OK.)

POSSIBLE

SOLUTION: It has been found that the above symptoms have occurred when the TTA and TTB timing tracks have just been on the edge of being marginal. In some cases, looking at the timing tracks with a scope will show either a high or low output amplitude or an uneven output.

> In the first case where the amplitude is incorrect, adjustment of the read amplifier is indicated. In the second case where the uneven output is observed, it is a good idea to switch to the spare timing tracks.

Title	DF32 HARDWARE INDICA SELECTION	FORS OF	NO	N-EXISTENT	DISE		Tech Ti Number	p DF32-TT-4
All .	Processor Applicability	Author	w.	Kochman		Rev	0	Cross Reference
$\sqcup \sqcup$	8 8E 8I 8L	Approval	W.	Cummins	Date	07/	31/72	

- 1) NEX status bit will be set whenever attampting any selection of a non-existent disk. The programmer must differentiate whether or not write lock is also causing this status bit to be set.
- 2) NED FF will be set only if a transfer spirals onto a non-existent disk. It is normally set after reading the last word of the last track of existent disks on the last word of a transfer, and under this circumstance alone is designed to set TRC. NED generates an interrupt.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator DF32
d 19 1 Cd.	TIELD SERVICE TECHNICAL MANDAL  DF32  12 Bit	

Title	DF32 INSTRUCTION	Tech Ti Numbe	PDF32-TT-5 r		
All	Processor Applicability	Author Bill Freeman	Rev	0	Cross Reference
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	11111	Approval W. Cummins D	ate 07/	31/72	

"Disk Operating Procedure for Timing Track Writer, DF32", Page 5-7, Instructions 15, 16 and 17 are in error and should read:

- (15) Change the scope to alternate sweep and plug probe B into banana jack 9. This test point is the write disable delay which is initiated at the beginning of the photocell signal and terminates at the center of the photocell signal.
- (16) The adjustment associated with Jack 9 is P3, located beside the jack. With a screwdriver, adjust this delay time to 100 usec. and observe, on the scope, the two traces of the photocell signal and the delay together. If the signal from Jack 9 appears to initiate at the end of the photocell signal, the photocell switch is in the wrong position.
- (17) After adjusting the P3 delay, and without changing the scope settings, remove probe B from Jack 9 and plug it into Jack 8. This output is the writer track enable delay and is initiated at the beginning of the photocell signal. The delay associated with this delay is P2.

Title	OHM METER TESTING O	DISK H	HEADS IN RF/RS08-DF32	Tech Ti Numbe	DF32-TT-6
All	Processor Applicability	Author	W. Freeman Rev	0	Cross Reference
ایّا		Approval	W. Cummins Date 07/3	31/72	

It is advisable to have a track writer available before undertaking ohm meter testing for defects in a disk head or cable. The current which can be produced through a disk head by an ohm meter is sufficient to cause an alteration of data on the disk. Even if the disk is not rotating, a glitch may be produced on the disk directly beneath the head.

						Tech Tip Number DF32-TT-7		
All ,	Processor Applicability	Author	D.	Herbener		Rev	0	Cross Reference
ليا		Approval	W.	Cummins	Date	07/3	1/72	

There has been a problem in the field with men working on DF32 disks and not having readily available to them a scope loop for checking the G285 and G286 matrix selectors, and often not having the G702 light card for use with Diskless. It is possible for two tracks to be selected at all times and for Diskless to run. Disk Data will run and may indicate intermittent parity errors, random select errors, or a failure at one particular address; Multi Disk may also run. Disk Data and Multi Disk will run because they both write one track and then read the same track. Many times the failure is obscured and may lead a field service engineer astray.

The following program has two important features: First, it will monitor the switch register and select a track; by using an oscilloscope the selectors can be checked to see that only one track is selected at any time. Second, the G284 disk writer can be monitored with a scope and the play back voltage can be checked to see if one track is weaker than the others, or if any track has irregularities in voltage.

The switch register bit assignments for disk and track selection are as follows:

```
Bit Ø will select track Ø or 1
Bit 5 will select track 2
Bit 4 will select track 4
Bit 3 will select track 10
```

Bits 1 and 2 will select disks Ø thru 3

Bits 6 thru 8 will select which memory field will be involved in the data transfer.

By varying the constants (AMT) and (ADR) the program can be used to transfer any quantity of data to any area of core. Also, if the instruction DMAR ( $66\emptyset3$ ) is changed to DMAW ( $66\emptyset5$ ), the program will write on the disk rather than read from it.

To start the program, load address 7400, set the switch register to 9000, and start.

		DCEA=6611	7414	72øø	
		DCMA=66Ø1	7415		CLA
		DEAL=6615		1235	TAD SW
		DFSC=6622	7416	751ø	SPA
		DMAW=66Ø5	7417	5224	JMP .+5
			742ø	72øø	CLA
		DMAR=66Ø3	7421	66Ø3	DMAR
		PAUSE	7422	5226	JMP WAIT
		*74øø	7423	1234	
74ØØ	73øø	BEG, CLA CLL	7424		TAD K4ØØØ
74Ø1	66 <b>ø</b> 1	DCMA		66Ø3	DMAR
74Ø2	6611	DCEA	7425	5226	JMP WAIT
74Ø3	1237	TAD AMT	7426	6622	WAIT, DESC
7404	3631		7427	5226	JMP·1
7405		DCA I WC	743ø	52ØØ	JMP BEG
	1236	TAD ADR	7431	775Ø	WC.775Ø
74ø6	3632	DCA I CA	7432	7751	
74Ø7	76Ø4	LAS	7433		CA,7751
741ø	3235	DCA SW		377ø	K377Ø,377Ø
7411	1235	TAD SW	7434	4 <i>000</i>	K4ØØØ 4ØØØ
7412	Ø233	AND K377ø	7435	øøøø	SW,ØØØØ
7413	6615		7436	7577	ADR, 7577
	0013	DEAL	7437	7777	AMT,7777
					4444 g / / / /

Page 166 REV. A.

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator DF32-TT-8

2 Rit	[X]	16 Bit	$\Box$	18 Bit	$\Box$	36 Bit	١
Z DIL		10 DIL	U	10 011	<u> </u>	30 51	l

Hardware needed to add a cab onto a LINC-8/

All trim should be black

3 - Center clips #74-5354

1 - Cab top spacer #74-5343

2 - Fillers #74-5347

3 - Flat clips #74-5344 24 - 10-32-5/8" screws

24 - #10 External lock washers

## Cable Requirement:

LINC SI	DE		3	DF32	Side
ME34				C09	
MF34				C10	)
ME35				C1:	l.
MF35				Cl	2
PE02				C1:	3
PF02				Cl	4
PH0 4				C1:	5
PJ04				Cl	6
PH08	(See	Note	# I)	Cl	7
PJ08				CI	В
ME30	(See	Note	#2)	C1:	9

## NOTE #1:

These four (4) cables go from these processor connectors to the data terminal panel in a standard Linc-8. However, since the DF32 must use these signals and they are not available any place else in the existing logic, they must be removed and replaced by the cables going to the DF32. The four cables that were there should be taken back to the field office.

## NOTE #2:

This is the cable required for the extended address bits if extended memory is to be used with the disk. However, if you will notice, this cable slot is already being used for LINC addressing and we cannot pick up these signals anywhere else.

In order to be able to use the disk, or any other 3 cycle break device with extended memory, a modification must be put in the machine. This change must be requested from Maynard. When requested this info ask for the "Print Title Linc-DF32 to Extended Memory #d-WL-7605427-0-0".

PAGE 167 PAGE REVISION A PUBLICATION DATE November 1972

Title	DF32 DISK ON LINC	( concernacy	Tech Tip Number	DF32-TT-8
All L8	Processor Applicability	Author D. Crowther Approval H. Long	Rev 0 Date 09/14/72	Cross Reference

## Notes of Interest:

Linc-8 ECO's 24 and 25 must be installed in the system before the disk will run correctly. Also make sure that the R302 delay is disable break out, which is part of ECO #25, is set correctly at 750 ns.

It has also been on a few systems that there has been excessive noise on the skip line in the DF32 logic. This can be cleared up by replacing a .01 capacitor through 100r terminator to ground on Pin C14K.

## Something to Check:

Common wiring error found on previous installations:

Delete: PH10U to PH12R PH10T to PD22K

THIOT CO TEZZE

Add: PH10U to PJ07U enable Linc

PH10T to PE07R disable cycle select PH12R to PH12U O-PC

PH12T to PD22K 5-11

PROBLEMS TO BE RUN TO INSURE RELIABILITY OF THE DF32 AND DS32 DISK'S ON A LINC-8.

- a) Diskless MAINDEC-08-D5BA-D
- b) Diskdata MAINDEC-08-D5CA-D
- c) Multidisk- MAINDEC-08-D5DA-D

If these diagnostics will run in their entirety and the rest of the Linc-8 still runs correctly you should be all set.

/mt

	d	g	i	t	а	
--	---	---	---	---	---	--

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

DF32

12 Bit 🕅 16 Bit 🗍 18 Bit 🗍 36 Bit [

Title DF32 TIMING TRACK WRITER

Tech Tip Number DF32-TT-9

All Processor Applicability Author Bill Kochman Rev 0 Cross Reference

Approval Frank Purcell Date 07/31/72

When modified for use with electronic photocell (see DF32 ECO #89843 or DS32 ECO #89899) a different operating characteristic may be encountered.

Symptom:

After releasing write pushbutton, the writer

continues writing timing.

Reason:

Pl is incorrectly adjusted. If clock pulses are too far apart, timing will overlap the gap area

causing this symptom.

Correction:

Adjust P1 until gap area can be adjusted properly. The R401 clock in the TTW controls coarse P1 adjustment and may be out of adjustment if P1 cannot obtain proper results. Clock pulses should be approximately .54 usec apart for 60 cycle and .66 usec apart for 50 cycle operation.

For this reason, when writing timing, whether on a disk with or without photocell, the gap area must be examined after releasing the write button.

Title	DISK MOTOR BEARING	AULTS DF AND RF		Number	DF32-TT-10
All		Author Carl Cline		0	Cross Reference
	When a bearing wears i will give intermittent drops. It is then nec	errors generally	in the ro.	I III O L	DIC

A faulty motor will rotate in an uneven pattern because of looseness between the shaft and bearings, and this can be seen as a phase shift between the plus patterns on the data tracks as compared with the TTA Timing Pulses. The inner data tracks will have the greatest shift and therefore be the most to fail and the most noticably out of phase. On some motors only

output to confirm that a fault is in the motor.

vibration will cause this effect.

This problem may temporarily be corrected by increasing the gain of the data amplifier which in turn will increase the width of the sliced output to be strobed. The following diagram illustrates this problem and the test points for placing scope probes.

Using the subtests provided in the Disk Data Tests, write all ones on all tracks. Then use the track selection test also provided in the Data Tests. One of the following should be observed.

PAGE 169 PAGE REVISION 1

PUBLICATION DATE July 1972

Title	DF32 DISK ON LINC-	- 8					Tech Ti Number	
All .	Processor Applicability	Author	D.	Crowther		Rev	0	Cross Reference
x		Approval	н.	Long	Date	09/	14/72	

Hardware needed to add a cab onto a LINC-8:

All trim should be black

3 - Center clips #74-5345 1 - Cab top spacer #74-5343

2 - Fillers #74-5347

3 - Flat c ips #74-5344

24 - 10-32-5/8" screws

24 - #10 External lock washers

## Cable Requirement:

	LINC SIDE	DF32 SIDE
	ME34	C09
	MF 3 4	C10
	ME35	C11
	MF35	C12
	PE02	C13
	PF02	C14
	PHO4	C15
See Note #1	PJ04	C16
occ nocc »1	PH08	C17
	PJ08	C18
See Note #2	ME 3 0	C19

NOTE #1: These four (4) cables go from these processor connectors to the data terminal panel in a standard Linc-8. However, since the DF32 must use these signals and they are not available any place else in the existing logic, they must be removed and replaced by the cables going to the DF32. The four cables that were there should be taken back to the field office.

NOTE #2: This is the cable required for the extended address bits if extended memory is to be used with the disk. However, if you will notice, this cable slot is already being used for Linc addressing and we cannot pick up these signals anywhere else.

In order to be able to use the disk, or any other 3 cycle break device with extended memory, a modification must be put in the machine. This change must be requested from Maynard. When requested this information ask for the "Print Title Linc-DF32 to Extended Memory #d-WL-7605427-0-0".

## Notes of Interest:

Linc-8 ECO's 24 and 25 must be installed in the system before the disk will run correctly. Also make sure that the R302 delay is disable break out, which is part of ECO #25, is set correctly at 750 ns.

digital	FIELD S	ERVICE TE	CHNICAL	MANUAL
onal re.	12 Bit 🗓	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌

Option or Designator

DF32

Title	DF32 DISK ON LINC-8	(Continued)		Tech Tip Number	DF32-TT-11
All	Processor Applicability	Author D. Crowther	Rev	0	Cross Reference
\ \ \ \ \ \ \ \ \		Approval H. Long Da	ite 09/14	1/72	

It has also been noticed on a few systems that there has been excessive noise on the skip line in the DF32 logic. This can be cleared up by placing a .01 capacitor through 100 r terminator to ground on pin Cl4K.

Something to Check:

Common wiring error found on previous installations:

Delete:

PH10U to PH12R PH10T to PD22K

Add:

PH10U to PJ07U enable linc. PH10T to PE07R disable cycle select PH12R to PH12U 0-PC PH12T to PD22K 5-11

PROBLEMS TO BE RUN TO INSURE RELIABILITY OF THE DF32 AND DS32 DISK'S ON A LINC-8.

- a) Discless MAINDEC-08-D5BA-D
- b) Disdata MAINDEC-08-D5CA-D
- c) Multidisc- MAINDEC-08-D5DA-D

If these diagnostics will run in their entirety and the rest of the Linc-8 still runs correctly you should be all set.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
uigitai	12 Bit 🗓	16 Bit 🔲	18 Bit 📗	36 Bit 🗌	DF32

Title	DF32 & TTW ADJUSTMEN	T & CHECKOUT PROCEDURE	Tech Ti Number	
All	Processor Applicability	Author Turcotte/Herbener Rev	A	Cross Reference
x		Approval F. Purcell Date 11/02	2/72	

The following Tech Tip is divided into five (5) Sections:

- A. Synopsis of DF32 ECO & TTW Problems and Corrections
- B. Set Up and Checkout of DF32 TTW
- C. Procedure to write timing on a DF32 with or without photocell input.
- D. Electrical Adjustment Procedure for DF32
- E. Representative Scope Waveforms

The following procedures assume the timing track writer has ECO #43 installed. This applies to  $\underline{all}$  DF32 TTW's.

This Tech Tip supersedes Old Tech Tip DF32-TT-3 and DF32-TT-9 or 8I Tech Tip Section 9 pages 13 through 16 and 8I Tech Tip Section 9 page 20. Also DF32 ECO#0043.

Title	DF32	& TTW	ADJUS	TMENT	& CHE	CKOU	r PROCED	URE (	Con't	Tech Ti Number		12.
All				Author Turcotte/Herbener Rev A					Cross Reference			
Х							Purcell		e 11/0			

# SECTION A DF32 TTW ERROR AND CORRECTION LIST

At least two types of DF32 TTW's currently exist in the field. The old type is the grey metal case and the new type is the new brown leather case. There is no logic differences only packaging differences.

All new TTW's are being checked out prior to being released to the field. However, several older TTW's have been returned to Maynard because of problems experienced after installation of the ECO to modify the TTW to write in the same manner as the RFOR TTW.

- A. One major problem is noise being induced on the lines between the G284 modules, TTA normal/spare and TTB normal/spare switches, and the connector blocks for timing and data cables. This problem was overcome by replacing the lines between those points with two conductor shielded cable. The cable is the same as that used for the timing cable on the DFMA.
- B. On the old type TTW's, it was discovered that after the 12 wire change had been completed, the technician tied all lines together with cable ties or plastic harness and the noise problem then exists. After the 12 wire change has been installed, the TTW must be checked on the DFMA. The most common indication of the noise problem is that no erase cycle occurs. The lines between the 6284 modules and the TTA normal/ spare switches must be separated from all others. This must be done on a trial and error basis until it is found that the noise problem is overcome.
- C. Another problem in the new type TTW is a ground loop. The ground run between the data/timing connector block and the logic connector blocks must be removed. A ground run from the data/timing connector blocks should be made to one of the front panel holding screws on the chassis.

The jumpers for the external R401 module should be installed on the pin side of connector block C1. This way, no R401 module will have to be modified. See "Set-up and Checkout Procedures" step 2.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		DF32
	12 Bit 💢   16 Bit 🗌   18 Bit 🔲   36 Bit 🗍	

Title DF32 & TTW ADJUSTMENT & CHECKOUT PROCEDURE (Con't)   Tech Tip DF32-TT-12   Number						
All	Processor Applicability	Author Turcotte/Herbener Rev A Cross Reference				
T		Approval F. Purcell Date 11/02/72				

## ECO ERROR AND CORRECTION LIST

Reference ECO DF32-00043

## Error Page #1

Break-in point reads - #433 and Future.

Correction: #433 and Future

up to #432 ECO-006 must be installed

## Error Page #1 reads

This ECO cannot be installed in units No. 0-433.

Shoud read:

Units 0-432 can be modified by installing ECO #6 and ECO #43.

## Error Page #2

Step #4 of method to adjust stimulated photogap pulse. Reads - continue two turns to ensure good margin.

Correction: Two turns may offset the balance of the guard bands and cause problems.

The correct set up: is covered in the new procedures.

Error Pages #4 and #5 - Delete pages #4 and #5 due to the fact that these procedures have been followed in the field, step by step, and have never worked correctly. Part C.of this report has been proven and should be followed by all technicians.

## Error Page #7 reads

GND C27P C27L Add should read:
GND C27P C27C Add

Title		Tech Tip Number DF32-TT-12
All	Processor Applicability	Author Turcotte/Herbener Rev A Cross Reference
Х		Approval F. Purcell Date 11/02/72

#### PDP-81 TECH TIP ERROR AND CORRECTION LIST

Reference DF32 Tech Tip #3 pages 3 and 4.

 $\frac{\text{Error}}{\text{ECO DF32-00043.}} \ \ \text{Delete pages 3 and 4.}$ 

Correction: Refer to Section C of this report.

#### Add-Delete Synopsis

DF32 ECO #43 Add-Delete List

Signal Name	DF 3 2	DS32	Add-Delete
PCA	A05D-A12V	C12D-D16J	Delete
PCA	A12V-A30P	D16J-D22H	**
Delete photo	amplifier and	platter tape	in DFMA.
PCA	C28D-C28F	C17D-C17F	Add
PCA	C28F-C27N	C17F-C16N	**
PÇA	C27N-A30P	C16N-D16J	**
PCA	C28P-C28R	C17P-C17R	**
PCA	C28T-C27V	C17T-C16V	**
GND	C28U-C27P	C17U-C16P	"
GND	C27P-C27C	C16P-C16C	**
TTA	C28V-B21P	C17V-D22D	**
	C27S-C27T	C16S-C16T	***
.01 pF CAP	C28J-C28U	C17J-C17U	11
.015µF CAP	C27R-C27S	C16R-C16S	**
•			
In DF32 Add	R302 module in	C27 and R303	in C28
In DS32 Add		R3 03	in C17

ECO I	FOR	TIMING	TRACK	WRITER
B11F	tο	Blic		Delete
B11F	**	B11P		**
A15N	**	A15F		**
A15U	11	A14T		**
A15U	"	A15N		***
A13V	"	A15P		**
A14T	"	A 1 5U		Add
A 1 5U	**	A15F		11
A15T	**	BIIP		11
B05V	11	BIIF		11
B01U	**	A15N		- 0

B05P " A15P

_	_	_	_	_	_	_	
						п	
	н	α	П	I T	ıaı	ш	
		Э	м	٠.	4	u	

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

DF32

12 Bit 🗵 16 Bit 🗌 18 Bit 🗍 36 Bit [

Title DF32 7 TTW ADJUSTMENT & CHECKOUT PROCEDURE (Con't) | Tech Tip DF32-TT-12 | Number |

All Processor Applicability | Author Turcotte/Purcell Rev A | Cross Reference |

X | Approval F. Purcell Date 11/02/72

SECTION B

Set-up and Checkout Procedures for DF32 TTW after Electronic photocell ECO has been installed.

- A. The following may be accomplished without connecting the DFMA timing cable.
  - 1. Connect power cables to proper source.
  - Insert R401 module in connector "C1" or "DATA".
     Connector should have jumpers F H, L R, T U.
  - . Turn on power.
  - Observe Jack 9 and adjust P3 for a 100 usec output (Ref. Figure #1).
  - 5. While observing Jack 9, adjust the pot on the external R401 module until the pules are:

P2 for a 250 Usec output. (Ref. Figure #3)

36 msec apart for 60 Hz 42 msec apart for 50 Hz (Ref. Figure #2)

- Observe Jack 8, while depressing write 2, adjust
- Observe Jack 7, again while depressing write 2, the output should resemble Figure #8, leading edge to leading edge should be approximately 600 nsec for 60 Hz. (675 for 50 Hz.) Figure #8 represents 200 nsec per CM If adjustment is necessary go to 7A.
  - 7A. Set P1 to MID Range (this is a 10 turn pot), follow step 7 and observe the output at Jack 7. Adjustment is made by turning the pot on the internal R401 module.
  - 7B. The following must be accomplished with the DFMA timing cable inserted:
    - 1. Observe Jack 1, 2, 3, or 4.
    - 2. Set scope to 20 msec per CM.
    - 3. Press write 1 to on (light should be on).
    - 4. Depress write 2 and observe scope. Display should resemble Figure #9. (This shows that both the write and the erase cycles are occurring). If the display does not resemble Figure #9 and the cycle is a continuous write, an internal noise problem exists. Refer to (Synopsis of Error and Correction Lists).

Title					т &	CHECKO	UT PROCEI	URE	(Con't	Tech Ti Number	DF32-TT-12
All	Pro	D				Author Turcotte/Herbener			r Rev	A	Cross Reference
х					AF	proval F.	Purcell	Da	te 11/02	2/72	

Set-up and Checkout Procedures for DF32 TTW after Electronic photocell ECO has been installed. CONTINUED

- A. 7B. continued
  - If all of the above has been accomplished, you may now proceed with the procedure for writing timing. Refer to "Procedure to write timing on a DF32 with or without photocell input."

SECTION C
PROCEDURE FOR WRITING TIMING ON DF32 WITH OR WITHOUT
PHOTOCELL INPUT

 Power down the system. Connect voltage leads from the TTW to the terminal strip located on the left side of the DF32 logic assembly.

Blue = -15V, Red = +10V, Black = GND

- Remove timing cable from disk logic location B31 or B32 and insert in connector "C2" or "timing" on TTW.
- With Photocell remove data cable from disk logic location A5 and insert in connector "C1" or "data" on TTW. Go to step 4.
- Apply power to system. With channel 1 observe Jack 9 and adjust P3 for 100 usec output. Reference Figure 1.
  - A. With Photocell go to step 5.
  - B. Without photocell while observing Jack 9, adjust the pot on the R401 until the pulses are 36 msec apart for 60 hz and 42 msec apart for 50 hz. Reference Figure 2, go to step 5.
- Press write 1 to on (light should be on). While depressing write 2, observe Jack 8 and adjust P2 for 250 usec output. Reference Figure 3. Release write 2.
- Observe TTA's (Timing Track) at Jack 1. Reference Figure 4.

Using delayed sweep mode, ensure that the gap area is 350 usec, as in Figure 5. If not, adjust Pl and momentarily depress write 2. Again, check for 350 usec gap.

 Press write 1 to off (light should be off). (Display on scope will disappear.)

Power system down. Reinsert cables in proper slots and disconnect voltage leads from terminal strip.

digital
---------

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

36 Bit

12 Bit X 18 Bit 16 Bit |

DF32

Title	DF32 & TTW ADJUSTMENT	& CHECKOUT PROCEDURE (Con't)	Tip er DF32-TT-12
All	Processor Applicability	Author Turcotte/Herbener Rev A	Cross Reference
х	1 1 1 1 1 1 1 1	Approval F. Purcell Date 11/02/72	1

PROCEDURE FOR WRITING TIMING ON DE32 WITH OR WITHOUT PHOTOCELL INPUT (continued)

- 8. Apply power to system. With channel 1 observe PCA at A30P (DF32) D16J (DS32). With channel 2 observe TTA's at A31P (DF32) C23P (DS32). Set scope to delayed sweep and add mode.
  - With photocell display should be the same as Figure 6. Guard band on right hand side must be at least 50 usec.
  - B. Without photocell display will resemble Figure 6 or 7.
    - 1. Adjust the lower pot on the R302 module in location C27 (DF32) C16 (DS32) until the pulse width is 200 usec.
    - 2. Adjust the pot on the R303 module in location C28 (DF32) C17 (DS32) until the guard band on the right hand side is 50 usec. The display should be the same as Figure 6.

Disk timing is now correctly adjusted and ready for operation.

Figure 7 represents a misadjusted R302 and/or R303 module.

Delayed Sweep Setting for "O" Scope

#### Checking Gap Area

Time per div. - 5 msec Delayed sweep time per div. - 50 usec "B" sweep mode - "B" starts after delay time Horizontal display - delayed sweep "A" triggering - line Coupling - AC or DC "A" sweep mode - auto trigger Mode - channel 1

#### Checking Photocell in Gap area

Same as above with one exception: mode - add

# OMPANY CONFI

Title	DF32 & TTW ADJUSTMENT	& CHECKOUT PROCEDURE (Con't Number DF32-TT-12
All X	i i i i i i i	Author Turcotte/Herbener Rev A Cross Reference Approval F. Purcell Date 11/02/72

ELECTRICAL ADJUSTMENT PROCEDURE FOR DF32

- Power the system up and insure the disk motor is running. Logic power should now be on.
- If good timing is on the disk you may proceed with the following adjustments. Otherwise follow "Procedure for writing timing with or without photocell input."
- Put probes 1 and 2 on pins J and K of B30 in DF32 (C22 in DS32). Set scope up as follows:

Time/Div - 5 msecs
"A" Trigger - Internal
Coupling - AC or DC
"A" sweep mode - Auto Trigger
Mode - Add
Sensitivity - 2 V/Div
Invert Channel "B"

Now adjust top pot on G083 in A32 (D23 in DS32) for average peak-to-peak amplitude of 9.0 volts.

- 4. With scope set up as in step 3, look at pins P & R of A31 in DF32 (C22 in DS32). Adjust bottom pot of G083 in A32 (D23 in DS32) for same signal characteristics as in step 3.
- 5. Set scope up as follows:

Time/Div - 0.2 usec
"A" triggering - Internal
Coupling - AC or DC
"A" sweep mode - auto trigger
Mode - Alternate
Sensitivity - 2 V/Div

DO NOT INVERT CHANNEL "B"

With probe 1 look at the strobe pulse on pin V of B30 in DF32 (C22 in DS32) and with probe 2 look at the analog signal on pin J or K of B30 in DF32 (C22 in DS32). Adjust bottom pot on R302 in A14 of DF32 such that the positive transition of the strobe pulse on pin V occurs at the center or just a bit to the right of center of the analog signal on pin J or K.

IMPORTANT NOTE: On multi-disk systems both disks should have the same gap area as this adjustment affects both the DF32 and the DS32.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator DF32
	12 Bit X 16 Bit 18 Bit 36 Bit	

Title	DF3	2 &	TTW	ADJU	STME	ENT	æ	CHEC	KOUI	PROCED	URE (	Con't)	Tech T Numbe	ip <sub>DF32</sub> -TT-/ <b>2</b> r
All	F	roce	ssor A	pplical	bility		Au	thor	Turc	otte/He	rbene	r Rev	A	Cross Reference
х							Аp	proval	F.	Purcell	Dat	e 11/0	2/72	

#### ELECTRICAL ADJUSTMENT PROCEDURE FOR DF32 (continued)

- Using the disk data test, write all ones on all tracks of the disk. Now read back one track at a time while looking at pins J and K of AlO in DF32 (C14 in DS32) with scope set up as in step 3. Adjust the top pot of the GO83 in A8 in DF32 (C13 in DS32) such that lowest track is no lower than 8.0 volts average peak-to-peak amplitude and highest track is no higher than 10.0 volts.
- Set up the scope as in step 5. Look at pin of W533 in Al0 (C14 in DS32) insert and adjust top pot of R302 in Al4 (C16 in DS32) so that positive transition of the strobe pulse on pin V occurs at center or just to right of center of analog. signal on pins J or K. This adjusts the strobe pulse for data and will vary according to track amplitude. It is imperative that the track selected to set this adjustment must be of average amplitude in relation to the other 16 tracks and must not be either close to the highest or lowest measured amplitudes.
- Disk data must now be run in entirety. The timing and data tracks may have to be fine tuned for amplitude if there are any data failures. A moderate increase or decrease in amplitude (less than 1.0 volts) should not require a repositioning of the strobe signal.

Title	DF32 & TTW ADJUSTMENT	& CHECKOUT PROCEDURE (Cont)	Tech Tip DF32-TT- 12
All	Processor Applicability	Author Turcotte/Herbener Rev A	Cross Reference
``.'		Approval Purcell Date 11/02	2/72




FIGURE 1
Time/Div = 20 µ sec




FIGURE 2
Time/Div = 5 Msec



## FIELD SERVICE TECHNICAL MANUAL

Option or Designator DF32

2 Bit 🛛	16 Bit 🗌	18 Bit 🗌	36 Bit (

Title	DF32 & T	TW ADJUSTMENT	& CHE	CKOUT	PROCEDURE	(Con't)	Tech Ti Number	DF32-TT-	12
T	Processo	r Applicability	Author	Turce	tte/Herber	er Rev	, 1	Cross Referen	ce

Approval F. Purcell




FIGURE 3

Time/Div = 50 µsec

Date 11/02/72




FIGURE 4

Time/Div = 5 M sec

Title	DF 32	&	TTW	ADJU	JSTM	ENT	&	CHEC	CKOU	JT PROCEI	DURE (	Cont	) Tech T Numbe	ip <sub>DF32-TT-</sub>	12
All	Pr	oces	sor A	pplicat	oility		Aut	thor	Tur	cotte/He	erbenei	Rev	A	Cross Refer	ence
х							App	proval	F.	Purcell	Date	11	/02/72		




FIGURE 5
Time/Div = 100 \( \mu \) sec.




FIGURE 6
Time/Div = 50 \(\mu\)sec.

DIGITAL EQUIPMENT CORPORATION

digital				F	FIELD SERVICE TECHNICAL MANUAL								- 0	ption or Designator
					12 Bi	t [		16 Bit		18 Bit		36 Bit [		D1 32
Title	DF32	&	TT	V A	DJUS	STM	ENT	& CHE	ско	T PROC	EDUF	Œ (Cont)	Tech T Numbe	
All	Processor Applicability							Author Turcotte/Herbener Rev a				<b>A</b>	Cross Reference	
х		-	- 1	1		- 1		Approva				Date 11/0		




FIGURE 7 Time/Div = 100 usec




FIGURE 8 Time/Div. = 200 N sec

Title	DF32	& T'	TW A	ADJUST	MENT	&	CHECKOUT	PROCEDURE	(Cont)	Tech Ti Numbe	P <sub>DF32</sub> -TT- /2
All	Processor Applicability					Author Turcotte/Herbener Rev A			Cross Reference		
Lx						Αp	proval F. I	urcell [	Date 11/0	2/72	




Figure 9
Time/Div = 20 Msec

digital	FIELD SE	RVICE T	Option or Designator		
	12 Bit 🗵	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	1 26.32
Title RUNNING OF	DISKLESS O	N DF32 W/			Tech Tip DF32-TT-13

Title RUNNING OF DISKLESS ON DF32 W/ELECTRONIC PHOTO- CELL MODIFICATION (ECO DF32-00043)

All Processor Applicability Author Ray Turcotte Rev 0 Cross Reference Approval F. Purcell Date 12/08/72

- A. Running of Diskless on DF32 with Electronic Photo-Cell modification (ECO DF32-00043).
- When running diskless on a modified DF32 a PSM error typeout will occur: 1043 4000
- To eliminate this error, remove the R303 module in location C28 of the DF32 (C17 or DS32).

The reason for this error is that the output of the R303 remains at ground level and therefore represents a true photo sync mark to the logic.

- B. Running of Diskless on DF32 without Electronics Photo-cell.
- When running diskless on an unmodified DF32, it is possible to get a PSM error typeout: 1043 4000
- 2. This will occur if the photo-cell AMP assembly is facing the reflective portion of the Disk platter. This can be overcome by means of the disk motor AC switch. Apply power to the motor and then remove power. This will reposition the reflective portion of the platter in relation to the photo-cell amp.

Title	LOOSE TERMI-POINT	CONNECTORS		Tech Ti Number	P DF32-TT-14
All	Processor Applicability	Author Ken Latta	Rev	0	Cross Reference
8's		Approval W. Cummins D	ate 04/0	04/73	

#### PROBLEM:

The termi-point connectors used to connect the unit select switch and write lock switches to the back plane tend to lose their grip on the pin. When this happens contact may be lost very intermittently. The loss of contact will cause deselection of the disk. If this occurs during a write operation, there will be no error indications but bad data and bad parity will be written.

To correct or prevent this problem, solder the termi-point connectors to the logic pins. Wirewrapping is not practical due to the use of stranded wire.

Title	Maladiusted DF-32	Head Springs	Tech T Numbe	ip 「DF32-TT15
All	Processor Applicability	Author W Freeman	Rev	Cross Reference
	8 81 81 8E	Approval W.E. Cummins	Date 12/5/73	,

Under no circumstances should DF-32 head springs be adjusted in the field. Head springs are factory adjusted and should never be changed in the field. If, for some reason, a head spring is out of adjustment, the entire head assembly, including the mounting block, should be replaced. Plexiglass alignment disks, new head and block assemblies, along with timing track writers and instructions, are available in the Regional Offices. If a head needs to be changed, the job should be performed either by an experienced person or, in the case of an inexperienced person, with assistance.

Title	DF32 Used with DM01		Tech Tip Number	
All	Processor Applicability	Author W. Freeman Rev	0	Cross Reference
	8 81 8L 8E	Approval W. E. Cummins Date 12/5	73	

Termination of ADD ACCP and WC OVERFLOW is required when a DF32 is used with a DM01. The terminators are standard 100 ohm resistors and should be added from C18P to ground and C16S to ground in the DF32 logic.

All DF32 termination is removed by ECO DF32-00004 when the disk is on an 8/I. If the disk is operated through a DM01 on an 8/I, however, the two terminators described above are required.

1	itle · co	NFLI	сті	NG I	Tech T Numbe					
Г	All Processor Applicability					bility Authorw. Freeman		Authorw. Freeman	Rev <sub>0</sub>	Cross Reference
	8	81	BL	8E				Approval W. Cummins	Date 12/5/73	

Both the DF32 and CR03 were assigned the IOT instruction 663X. The DF32 uses this IOT for maintenance purposes. We therefore have a problem when we have a system with both a DF32 and a CR03 interfaced.

Temporary solutions:

- A) When system is on line:
  - 1) Remove W103 (CD21, disk control)

FIE	D SERVICE TECHNICAL	MANUAL	Option or Designator
digital	it X 16 Bit 18 Bit	36 Bit 🗍	DF32

Title CON	NFLICTING IOT's, DF3	2 and CRo3 (cont.)		Tech Ti Number	DF32-TT17
All	Processor Applicability	Author W. Freeman	Rev	0	Cross Reference
	ST SL SE	Approval W.E.Cummins	Date 12	/6/73	

- B) When performing maintenance on the disk (running disk maindecs):
  - 1) Insert W103 (CD21, disk control)
  - 2) Disconnect CRO3 from "8"-bus (AB13)

An ECO has been prepared for elimination of this problem; it is ECO DF32-00008.

Title	DF32/85 Case History				Tech Ti Number	
All	Processor Applicability	Author	W.Freeman	Rev	ø	Cross Reference
~"	8 81 8L 8E	Approval	W.E.Cummins Date	12	/6/73	

The system in question is located in a high noise environment and, every so often, while the customer was running his program, he would lose one character while doing a read from the disk.

Field Service made one call to the site, but at the time, the customer's machines were being worked on, and the noise level was very low, and consequently, everything that was tried worked correctly.

The problem was found through the efforts of Russell Chambers, of the Alcoa Company. Russ found that in the OMDSS (print D-BS-DBSS-0-1 (PBSS), the signal "Increment CA", pin M of the W021, location 1A10 was floating. This is normal, because this signal is not used in the DFS2; however, due to the environment of the system location, every now and then increment CA would change, due to noise and, thus, the customer would lose one character while transferring from the disk. What Russ did to correct this was to clamp the signal at Pin U of the R113, located in slot 1D9 (print location C,4).

Russ also pointed out that the signal "Increment MC", on the WO21, location 1A8, is also floating; but, up to this point, has not given him any trouble.

Title	DF32 LOGIC/PROGRAMMIN	G PROBLEM	Tech T Numbe	ip * DF32-TT19
All	Processor Applicability	Author W. Freeman	Rev <sub>0</sub>	Cross Reference
	8 81 8L 8E	Approval W.E.Cummins	Date 12/11/73	

When loading DF32 Extended Address with instruction 6615 the AC should be unchanged. If, however, the instruction coincides with the Photo Sync Mark signal, AC bit Ø will be set to a one by IOT 614, which may result in the customer's program being upset. Customers should be advised of the existence of this problem, for which there is no solution at this time.

Title	Title DF32 - RF08 Clean Procedure Number DF32-TT20										
All				Appli			Author W.	Freeman	Rev	0	Cross Reference
	8	81	8 L	8E			Approval	W.E. Cummins	Date 12/	12/73	

Even though the platter surface appears to be absolutely clean, wash it thoroughly with a mild soap, such as Ivory, and water. Clean the head surfaces with the pressurized aerosol form of MS200 magnetic tape head cleaner.

Title	DF32 MOTOR WIRING		Tech Ti Numbe			
All	Processor Applicability	Author W. Freeman	Rev ø	Cross Reference		
	8 81 8L 8E	Approval W.E.Cummins Date	12/12/73			

All DF32 motors should have 115 volts at the power input regardless of other notations on the motor name plate. If 230 volts is involved, a step down transformer must be used between the supply and the motor. If the motor has four wires, plug in according to color code; if the motor has six wires, splice the blue and white together and the green and black together. Plug the splice with the green wire to the green tape and the splice with the blue wire to the blue tape.

## digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 😿 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

DF32 to DF32D

Title	ECO DF32-00047 ERRORS		-			Tech Ti Number	
All	Processor Applicability	Author	R.	Turcotte	Rev	0	Cross Reference
X	1 1 1 1 1 1 1	Approval	D.	Staupe	Date 7/1/7	74	

ECO DF32-00047 presently contains two wiring errors. If a new logic backplane is ordered from stock, it also is in error. The following will show the error and the correction.

	SIGNAL	FROM PIN	TO PIN	COMPONENT
Reads:	TTA	C28V	B28K	-
Should Read:	TTA	C28V	B21P	· .
Reads:	-	C28S	C28U	.01UF CAP
Should Read:	-	C28J	C28U	.01UF CAP

Title	Numbe								Tech Tip Number	DF32D-TT-1		
Processor Applicability				Author	w.	Kochman	Rev	0	Cross Reference			
''''	81		1				Approval	w.	Cummins	Date 07/3	1/72	

- The DF32D & E may use either M206 or M216 FFS. If the M206 is used, jumpers must be connected from A1 to FF2 and FF1. This is the standard jumper configuration of an M206. The same holds true for the timing track writer modules.
- 2) Since there is presently no UML for the TTW, the one below should suffice until it is available. Extensive changes make the early DF32D & E Manual TTW prints obsolete, so you will have to reference the prints shipped with your TTW. The manual, however, gives general theory, operation, and adjustment adequately.

#### DF32D & E TTW MODULE LOCATIONS

	_ 1	2	3	4	5	_6	7	8	9	10	11	12	13	14	15	16
	G	G	G	G		М	M	M	М	М	M	M	М	М	М	М
A	085	085	294	294		111	233	115	117	206	2.02	113	115	115	113	206
			<u> </u>	-									ļi			$\vdash$
	G	. G	G	G	м	м	м	м	м	М	м	м	1			
В	085	085	294	294	506	602	401	113	602	401	302	113	1	1		i l
		السنسا	L				L	L	L							

3) New G085 module for DF32D, E only. G085 ECO 00006 deletes and adds a capacitor to make the module less susceptible to noise from the DFMA heads. This was previously accomplished by adding 68 pf capacitors on the logic pins. The new module is labeled G0850 and is not interchangeable with the G085.

Title	DF32D, E Noise Pic	kup	Tech Tip Number DF32D-TT-2
All	Processor Applicability	Author Ray Turcotte Rev	0 Cross Reference
	8E	Approval Frank Purcell Date 07/1	31/72

If BCO8D or BCO8D Flat Shielded Coax Cables are used, slot A30 should contain a GO850 Etch Module, not a GO85 retrofitted to the level of a GO850. The reason is that the GO85 Etch module has inadequate grounding circuitry due to the physical layout of the Etch; noise transfer between the cable in slot A29 and the module in slot A30 can cause extra TTA pulses in the amplifier. Most disks have BCO8A Mylar Cable which cause not problems.

Title	G0850 Read/Writers	Tech T Numbe		
All	Processor Applicability	Author Rev	0	Cross Reference
	12	Approval H. Long Date 08.	17.72	

Effective immediately, G0850 modules made from modified G085 modules are not acceptable for PDP12 systems. Only G0850's with G0850 Revision "B" etch are acceptable. This is because the true G0850 has a slightly different layout consisting of more grounding. It is hence less susceptible to noise from adjacent digital modules.

/mt

Title	DF32D TTW Rev. B DO AS PER MANUAL	ES NOT WRITE LAST TWO WORDS	Tech Tip Number DF32D-TT-4
All	Processor Applicability	Author Turcotte/Herbener Rev	0 Cross Reference
8's		Approval Frank Purcell Date 01/2	24/73

Some DF32-D Timing Track Writers may be wired correctly according to Rev. B prints. However the addressing sequence instead of being 3777, 6000, 4000 and 3 TTBS; it write 3777, 4000, 5000 and 3 TTBS. The following add-deletes to the track writer corrects this problem.

Al3Al	A13J1	Delete
Al3Hl	Al6El	Delete
Al5Fl	A07V2	Delete
Al5El	A15F2	Delete
A14J1	A15D1	Delete
A13H1	Al6Fl	Add
Al4Nl	A07V2	Add
A15F2	Al4Kl	Add
Al4Jl	Al4Ll	Add
A13J1	A14M1	Add

The disk will work with either addressing scheme, but to conform to the manual this change may be done.

digital	
---------	--

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator DK8E


12 Bit X 16 Bit 18 Bit 36 Bit

Title	Timing Generator (M8	Tech Tip Number	p DK8E TT-1	
All	Processor Applicability	Author Bill Moroney Rev	0	Cross Reference
1	8E	Approval W. Cummins Date 07/3	1/72	

All M883 modules manufactured previous to July 1971 are C.S. revision C. Some M883 modules were erroneously marked revision D. Since each module has a date stamped on the handle as well as the C.S. revision those erroneously marked can easily be identified.

Title	Changing DK8E Real T	ime Clock from 120Hz	to 60Hz	Tech Tip Number	DK8E TT-2
All	Processor Applicability	Author Al Deluca	Rev	0	Cross Reference
~"	8E	Approval W. Cummins	Date 07/	31/72	

The only modification that is required to the module is to delete two diodes (D3 and D5). These diodes are located in the upper left hand part of the module as shown in the picture below.



With these two diodes removed the DK8E clock diagnostics (Maindec-8E-D8AB-D-(D)) will not run. To have an operative diagnostic two locations will have to be changed. They are:

Location	From	To
576Ø	5367	267Ø
5666	5217	252Ø

With the completion of these modifications, you now have a 60 hz clock.

Title	Damage to Cable (KP	Tech T Numbe		
All .	Processor Applicability	Author Ken Asbury	Rev 0	Cross Reference
	8M 8F	Approval F. Purcell	Date 11/20/72	

The cable harness going to the power fail (KP8E) or Real Time Clock (DK8EA) board (if installed) is liable to get mutilated on the edge of the power supply cover if the module is not removed carefully.

ECO 7409419-001 adds some 90-08209 grommet to the sharp edge to protect the cable.

Although not a Field retrofit change, it would be worthwhile to add this grommet strip to any systems in your area with clock or power fail, and also to take some grommet along when installing these options.

Title Plus Five Volt Sen	Tech Ti Number		
All Processor Applicability	Author Bill Kochman	Rev ø	Cross Reference
8E 8F 8M	Approval	Date 8/3/73	

The M860 module derives BUS STROBE by a circuit that relies on plus SV being no lower than 4.9V for reliable operation. The signal decreases in width with decrease in voltage. When the voltage is too low the processor will hang up while executing 6133 - it has misside BUS STROBE. So keep that plust 5V righton for machines with DK8E.

digital	FIELD SERVICE TECHNICAL MANUAL					ion or Designator DL8I	
4.90.44	12 Bit 🔣	16 Bit 🔲	18 Bit 🗌	36 Bit 🗌	to	DM01	
Title DL8I INST	Title DL81 INSTALLATION IN EARLY PDP-81'S Tech Tip DL81-TT-1						
Processor A	pplicability	Author W.	Cummins	Rev	Number 0	Cross Reference	
		Approval W.	Cummins	Date 07/	31/72		


The DL8I is factory wired into PDP-8I processor logic panels from serial number 700 upward. The machines below serial number 700 require ECO's 8I-00013 and 8I-00022; because of the complexity of these ECO's, they will not be field installed. The 8I logic panel must be exchanged at customer expense.

/mt

Title	INTERMITTENT DATA ERF		Tech Tip Number	
All	Processor Applicability	Author R. Woodson	Rev A	Cross Reference
L	81 8F	Approval	Date 9-30-74	

SYMPTOMS: When running DEC-X8 or any other program that causes back to back breaks of 3 cycle and single cycle devices, data errors occur on single cycle device.

SOLUTION: Modify DMO1 as shown below.



To adjust R302 for best operation pin M of the R302 should be initially set to rise to ground level at the leading edge of TS3 in the processor. Then a pattern of all ones should be written on a data break device (preferably a disk for scoping) to be read back during adjust ment. Tod adjust get computer in loop reading back all ones pattern written earlier. While syncing on break (1) look at data out of an adder and MB load. MB load, the first one on sweep, should occur during the time a one (low) is coming out of the adder. The R302 should now be adjusted until the leading edge of MB load falls approx. 50 ns before the trailing edge of the one.

Routines for writing and reading all ones should be available in the devices diagnostics.

digital	FIELD SI	ERVICE TE	Option or Designator		
	12 Bit 🗓	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	DM01

Title DM01 UNDERRATED TRANSISTORS IN M633 MODULES  Tech Tip DM01-TT-2 Number						
All	Processor Applicability	Author K. Asbury	Rev	Cross Reference		
```	8 8 T 8T.	Approval F. Purcell	Date <sub>06/21/72</sub>			

DEC 3639B Transistors are underrated for driving DMO1. Their VCEO of 6 volts is exceeded when driving 1.5K at -15V. The 12 transistors on M633 modules should be replaced with DEC 6534B transistors (DEC Part Number 15-03409-01).

Title	DIRECT	MEMORY	ACCESS	MULTIPLE	XERS	(PDP-12)			Tech Tip Number	
All	Proc	essor Appli	icability	Author	н.	Long		Rev	0	Cross Reference
"	12			Approval	н.	Long	Date	08/	17/72	

Two new signals, not present in Family-of-Eight Systems, are required in the DMO1 and DMO4 for proper break multiplexing.

If other options are present on the I/O bus prior to the multiplexer, check that the following signals are passed along:

Positive Bus:

B BK SYNC CLK H CABLE 3 PIN T2

EXT ENAB INT PAUSE H CABLE 3 PIN V2

Negative Bus:

B BK SYNC CLK CABLE 6 PIN T

EXT ENAB INT PAUSE CABLE 6 PIN V

Note that "B BK SYNC CLK" should be passed along no farther than the multiplexer due to lack of termination in the other devices.

Title	DM01 MULTIPLE DEVICE	NOISE PROBLEMS	Tech Tip Number	DM01-TT-4
All .	Processor Applicability	Author	Rev	Cross Reference
x		Approval H. Long	Date 08.17.72	

PDP-12's with DM01's have exhibited a noise problem on the cycle select line. The noise originates in the DM01 and is amplified and shaped while passing through the DM08. The following fix was originated by Del Hollingsworth PDP-12 Engineering:

- 1. Add R107 module to C32 DM01.
- 2. Install following wiring changes:

Signal Name	From Pin	To Pin	Add	Delete
C13D	C13D	B15S		x
3 volt Clamp	B15S	BllT		x
Cycle Select	B15R	Al9L		x
	A19L	Aløk		×
C13D	C13D	BllT	x	
C13D	C13D	C32E	x	
Cycle Select	A19L	A10K	x	
	C32D	Al9L	x	

3. Insure cable run from DM01 to DW08 is as short as possible.  $\!\!\!/\!\!\!\!$ mt

Title	M633 NEG. BUS DRIVE	p DM01-TT-5		
All ,	Processor Applicability	Author F. Souva	Rev 0	Cross Reference
х		Approval H. Long	Date 09/20/72	

The M633 uses a DEC 3639B transistor. It is overworked when driving a DM01 because the VCEO of 6 volts is exceeded by driving 1.5K to -15 volts. This will be evident on RK08's, DF32D's, FPP12's and the like being interface through DM01 multiplexers.

Page 198 ECO M633-00002 calls for changing the 3639B transistors to DEC 6534B. This transistor has a VCEO of 40.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
onal ren	12 Bit X	16 Bit 🗌	18 Bit 🔲	36 Bit 🗌	DM <b>Ø1</b>

Tit	le DMØ1 ON D	ip er DMØ1-TT-6			
AI	Processor	Applicability	Author R. Wilso	on Rev 0	Cross Reference
``	8E		Approval	Date 3-20-74	]

Due to timing considerations, a DM01 or DM04 does not operate properly on a PDP-8E. The symptoms are that location 7776 in field zero gets incremented and locations in field 7 get altered.

The DM01 obtains the signal BRK REQUEST by a simple OR of the BRK REQ signals from the break devices. However, the MPX flops set at TP3 (or TP1, see DM01-TT-1) time to indicate which device gets the break being requested. Thus, if a break request comes between TP3 (or TP1) and TP4, the KD8E will take a break and the DM01 won't know which device to give it to. The break will be a 3-cycle break with the WC at 7776, the CA increment inhibited, and the break somewhere in field 7. The break originally desired then takes place normally.

To prevent the problem, the BRK REQUEST signal can be formed by ORing the output of the MPX flops. The following adds/deletes will accomplish this. It is only necessary to install the changes for the ports which are to be used; i.e., for 2 devices, only the first 10 adds/deletes need be installed.

This tech tip is not issued as a cure-all for compatibility problems between the DMO4/DMO1 and the PDP-8E. It is issued as a quick fix in the event that the customer did not receive the proper interface equipment The Engineering Specs for the KD8E clearly state that a DMO4/DMO1 cannot be used on a 8E system.

Title	DM#1 ON DW#8/PDP8E S		Tech Tip Number DMØ1-TT-6		
All	Processor Applicability	Author R. Wilson	Rev 0	Cross Reference	
	8E	Approval	Date 3-20-74		

## ADD/DELETE SHEET

MAKE ALL DELETIONS FIRST

## BI4L B23K		MAKE ALL DEL	ETIONS TIKST		
Bagn   Bl4L   B23K	SIGNAL NAME	FROM PIN	TO PIN	ADD	bei
B14L   B23K	BRK REO Ø	В23К	DØ8K	i_	x
B14L	<del></del>	BØ9D	RIAL		x
BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE   BASE	,	B14L	B23K		lx_
MPX	*	B14L	DØ8K	x	
BRK REO         1         B161.         B23L           "         P23L         D13K           "         B16L         D13K         X           MPX         1         (1)         A13H         B23L         X           BRK REQ         2         B22D         D18K         X           "         D54P         B17L         B17L         X           "         B17L         B22D         X           "         B17L         D18K         X           "         B17L         B22D         X           MPX         2         (1)         A13K         B22D         X           BRK         REQ         3         B18L         B22F         X           BRK         REQ         3         B18L         B22F         X           MPX         3         (1)         A13M         B22F         X           BRK         REQ         4         D28K         B22F         X           BRK         B2Q         B22H         X         B499         B19L         X           BRY         4         (1)         A13P         B22H         X           MPX	•	BØ9D	Bl4L	x	
BRK REQ	MPX Ø (1)	A13F	в23к	x	Г
## P23L D13K	BRK REO 1	B16I,	B23L		v
MPX 1 (1) A13H B23L X  BRK REQ 2 B22D D18K  " B49P B17L  " B17L B22D		B23L	D13K		×
MPX         1         (1)         A13H         B23L         X           BRK REQ         2         B22D         D18K            """         B17L         B17L             """         B17L         D18K         X         X           """         B49P         B17L         X         X           MPX         2         (1)         A13K         B22D         X           BRK REQ         3         B18L         B22F             B18L         B22E         D23K         X         X           MPX         3         (1)         A13M         B22E         X           BRK REQ         4         D28K         B22F         X           BRK REQ         4         D28K         B22F         X           BPR REQ         4         D28K         B22F         X           BPR BPG         B19L         B22H         X           MPX         4         (1)         A13P         B22H         X           BPK REQ         5         B49K         B24L         X           BPK REQ         6         B49K         B24L	H	B16L	D13K	×	
Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye   Baye	MPX 1 (1)	Al3H			
B17L   B22D	BRK REQ 2	B22D	D18K		v
B17L   B22D		BøgF	B17L		L,
B17L   D18K   X   X   R   R   R   R   R   R   R   R	"	B17L	B22D		Lx
MPX 2 (1) A13K B22D X BRK REQ 3 B18L B22E  B22E D23K  B18L D23K X  B18L D23K X  B18L D23K X  B18L D23K X  A1 A13M B22E A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2		Bl7L		x	
MPX         2         (1)         A13K         B22D         X           BRK         REQ         3         B18L         B22E         D23K         X           B18L         D23K         X         X         MPX         3         (1)         A13M         B22E         X           BRK         REQ         4         D28K         B22F         X           BRK         REQ         4         D28K         B22F         X           BRH         B19L         B22H         X         B19L         X         X           MPX         4         (1)         A13P         B22H         X         X           BRK         REQ         5         B49K         B2BL         X         X           BRK         F2         B2BL         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X         X	,	BØ9F	B171.		
B22E   D23K   X	MPX 2 (1)				Г
B18L   D23K   X	BRK REQ 3	B18L	B22E		x
B18L   D23K   X		B22E			x
MPX         3         (1)         A13M         B22F         X           BRK REQ.         4         D28K         B22F         X           -         B49,7         R19L         B2H           -         B19L         B2H         X           -         R19L         D28K         X           MPX         4         (1)         A13P         B22H         X           BRK REO         5         B49K         B26L         X           -         B3gL         B22J         X           MPX         5         (1)         A13S         B22J         X           BRK REO         6         B49L         B21L         X           -         B21L         B22L         X		B1 8L	D23K	v	
BRK REQ. 4   D28K   B22F	MPX 3 (1)	Al 3M			
- B#9.T B19.L B22H X - B99.T B19.L X - B99.T B19.L X - B99.T B19.L X - B19.L D28K X  MPX 4 (1) A13P B22H X  BRK REO 5 B#9.K B2.H X - B2.H B2.J X - B99.K B2.H X  BRK REO 6 B#9.L B2.L X - B2.L B2.L X - B2.L B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B2.L X - B8.C B3.L X		D28K			v
B19L   B22H		RØ9.T			x
## B#9J B19L X ## B19L D28K X  MPX 4 (1) A13P B22H X  BBK REO 5 B#9K B2#L X  ## B2#L B22J X  ## B#9K B2#L X  MPX 5 (1) A13S B22J X  BRK REO 6 B#9L B21L X  ## B21L B22L X  ## B#9L B21L X					v
" F19L D28K X  MPX 4 (1) A13P B22H X  BRK REO 5 BA9K B26L X  " R36L B22J X  " B49K B26L X  MPX 5 (1) A13S B22J X  BRK REO 6 BA9L B21L X  " B21L B22L X				x	
MPX         4         (1)         A13P         B22H         X           BRK REO         5         B#9K         R2#L         X           "         B3#L         B221         X           MPX         5         (1)         A13S         B221         X           BRK REO         6         B#9L         B2IL         X           "         B2IL         B22L         X           "         B4PL         B2IL         X	*	B19L	D28K		
# B8# B22J X  # B#9K B2#L X  MPX 5 (1) A13S B22J X  BRK REO 6 B#9L B21L X  # B21L B22L X	MPX 4 (1)				
# B8# B22J X  # B#9K B2#L X  MPX 5 (1) A13S B22J X  BRK REO 6 B#9L B21L X  # B21L B22L X	BRK REO 5	BØOK	R261.		ν.
" B#9K B2#L X  MPX 5 (1) A13S B22J X  BRK REO 6 B#9L B21L X  " B21L B22L X  " B#9L B21L X					x
BRK REO 6 BB9L B21L X " B21L B22L X " B89L B21L X	#			x	
" B21L B22L X	MPX 5 (1)	Al3S	В22Ј	x	
" B21L B22L X	BRK REQ 6	BØ9L	B21L		x
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		B21L	B22L		х
MPX 6 (1) Al3U B22L X		B#9L	B21L	x	
	MPX 6 (1)	A13U	B22L	x	

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🗓	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	DM04
Title DIRECT N	EMORY ACCE	SS MULTIPI	EXERS (PDP		Tech Tip Number DM04-TT-1
All Processor A	pplicability	Author		Rev	Cross Reference
A	111	Approval H.	Long	Date 08_1	7.72 DM01-TT-3

Title	tle ECO INCOMPATABILITY Tech Tip Number DM04-TT- 2												
All	Processor Applicability						Author Rev			0	Cross Reference		
	12	-		1			Approval	н.	Long	Dat	08.	17.72	

ECO DMG4-AGG11, written for a standard DMG4, does not fit if installed on a DMG4 with ECO DMG4-AGGG9 implemented.

Corrections:

BTS3 (1) H A18E2 to AØ1S2

(delete)

BRK CLK SYNC H A18E2 to BØ3T2

(add)

Additional and delete pairs to allow proper level phasing:

AØ3T2 BØ3T2 (del) AØ1T2 BØ1T2 (del) AØ1T2 BØ1T2 (add) AØ3T2 BØ3T2 (add)

Title	SIGNAL GLITCHING	Tech Ti Numbe		
All	Processor Applicability	Author	Rev	Cross Reference
^"	12	Approvat H. Long	Date 08.17.72	

BRK CLK SYNC should not be passed along the I/O bus if a DMØ4 is used in the system. The last DMØ4 in the system should be modified as follows:

A#3T2 B#3T2 (del) A18E2 B#3T2 (del) A18E2 A#3T2 (add)

Note that this change will require that the source I/O bus be plugged into "A" row.

PAGE 201	PAGE REVISION	0	PUBLICATION DATE	August 1	L972

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

DM 1

12 Bit 🕅 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍


Title DM1/DM2 (DEC #11002933) PHYSICAL DIFFERENCES


Tech Tip Number DM1-TT-1

All Processor Applicability Author A. Newbery Rev 0 Cross Reference

Approval W. Cummins Date 07/31/72

Some confusion has arisen from the fact that DM-1 rectifier packages produced by Solatron have their physical terminal configuration shifted 90° with respect to those manufactured by Motorola. All internal connections, color coding, and electrical characteristics are identical for both units.





From Engineering Newsletter of Feb.10,1969

F	Title DH1/D#2 INTERCHANGABILITY								Tech Tip Number DM1-TT-2						
t	All Processor Applicability						Author	uthor A. Newbery Rev			0	Cross Reference			
1	AII	81	l	1		1			Approval	w.	Cummins	Date	06/3	1/72	

There is one significant difference between the DM-1 and DM-2 rectifier which affects interchangability. The inverse voltage rating for the DM-1 is 50 volts; it is 100 volts for the DM-2. All other specifications are identical including a forward voltage drop of 1 volt  $\emptyset$  10 amps.

A DM-2 may be installed to replace a DM-1.

# **COMPANY CONFIDENTIAL**

PAGE 203 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	DM-1/DM-2 HEAT DISSI	Tech Tip Number	DM1-TT-3				
All	Processor Applicability	Author	A.	Newbery	Rev	С	Cross Reference
L	81	Approval	W.	Cummins	Date 07/3	1/72	

It is imperative that prescribed procedure be followed in the mounting of the Solatron type (with metal base, as opposed to the all epoxy type) DM-1 and DM-2 rectifiers. A simple metal to metal mounting will not provide a reliable heat sink and premature failure of the rectifier may occur because of reduced heat dissipation.

A coating of DOW Corning "Compount #4" (silicon grease) should be applied to the mounting surface/s before the rectifier block is secured in place. This compound is stocked by the Field Service stockroom in 2 oz. tubes.

It is suggested that checking new systems for the presence of the compound may help to reduce the incidence of rectifier failure.

Title	230 VOLT, 50 Hz to 1	15 VOLT 60	Hz CONVERSION	Tech Tip Number DM1-TT-4	
All .	Processor Applicability	Author $C$ .	Sweeney Rev	O Cross Reference	$\neg$
	81	Approval W.	Cummins Date 07/3	1/72	

Conversion of the basic 8I involves the changing of the power plug and jumper connections in the 704 power supply; these changes are detailed on print 704-0-1 (jumpering for several other AC line conditions is also included).

- 1) Remove gover plate from transformer to expose terminal strips.
- 2) Remove black jumper which ties terminal #8 to #13.
- 3) Add two jumpers to connect terminals #9 to #12 and #10 to #11.
- Remove the white fan lead from terminal #9 (may be on #8) and connect it to #12.
- Remove the black fan lead from terminal #8 (may be on #9) and connect it to #11.
- 6) Make the following changes:

Remove lead from Terminal #	20	19	18	17	16	15	14
Reconnect it to terminal#	1	2	3	4	5	6	7

7) Replace the cover plate.

For information on Teletype conversion see Tech Manual, Section 3.

In addition to the changing of junpers in the power supply, there are two other concerns:

- 1) The AC power connector:
  60 systems require a 30A Hubbel Connector
  50 systems require a 20A Hubbel Connector.
- Any thyrectors on the AC line: 240V systems require a 6RS2ØSP9B9 thyrector, (DEC Part #112915) 110V systems require an SP4B4 thyrector, (DEC Part #11-Ø1Ø6).

digital	FIELD	SE	RVICE	TE	CHNICAL	MANUAL
	12 Bit	$\mathbf{x}$	16 Bit	$\Box$	18 Bit 🗍	36 Bit

Option or Designator DP01

Title	DP01A ON LINE DATA R	ELIABILITY	Tech Tip DP01 -TT-1 Number
All	Processor Applicability	Author Bill Freeman Rev	0 Cross Reference
	81 81 8	Approval W. Cummins Date 7-3	31-72

Some DP01A's may exhibit the problem of data being received, shifted from its proper bit assignment. This may be caused by cross talk in the 70-5639 cable used to connect the DP01 to the data set. The way to check this is to have the remote terminal continually transmit sync characters. The following program will display this character in the PDP-8 accumulator:

7ØØØ	72ØØ	CLA
7ØØ1	6634	STR/Set Terminal Ready
7002	6651	SRF/SKP REC FLG = Ø
7øø3	761ø	SKP CLA
7994	52Ø2	JMP2
7ØØ5	6612	RRB/READ REC Buffer
7006	5202	ЈМР. −4

The accumulator should display the sync character; if cross talk is present, the character will shift randomly while being displayed.

There are presently two ways to correct this problem; one is to move the wires in the cable such that the receive clock and transmit clock are not running close enough to each other to cause cross talk. There are several spare wires in the cable that may be utilized for this purpose. The second method may be adding a capacitor to  $\lambda5D$  to ground of the 637 portion of the DP01. For  $2\beta\beta\beta$  to  $24\beta\beta$  baud speeds the capacitor may be  $22\beta\beta$  mpf, for higher speeds this size may change the bit strobe time and a different size capacitor may be necessary.

Title	DP01A Programs					Tech T Numbe	ip DP01 -TT-2 r
All	Processor Applicability	Author	W.	Cummins	Rev	0	Cross Reference
8's		Approval	w.	Cummins	Date 7-3	1-72	

There are six programs available for the DP01A:

Two to be used on line with a modem connected to the DP01A

- 1. Maindec 08-D8EB with device codes 30 thru 37
- 2. Maindec 08-D8KA with device codes 60 thru 67

Four for off-line use which do not require connection of a modem

- 3. Maindec 08-D9MA with device codes 30 thru 37
- 4. Maindec 08-D9NA with device codes 50 thru 57
- 5. Maindec 08-D9PA with device codes 60 thru 67
- 6. Maindec 08-D9QA with device codes 70 thru 77

Operational procedures for all above Maindecs are identical irrespective of the device coding.

Several groups of selection codes have been made available for the DPOIA to make it possible to avoid conflicts with other devices; these maindecs have been prepared to cover this range of codes. As an example, a DPOIA coded 60 thru 67 on a system with a DF32 Disk would result in a conflict of IOT's and a change of the DPOIA codes to 30 thru 37 would be recommended;

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗶 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	DP01

Title	DP01 SETTING DELAYS		Tech T Numbe	-
All	Processor Applicability	Author	Rev	Cross Reference
8's		Approval W. Cummins	Date 7-31-72	

There are three adjustable delays in the DPOlA which must be set for proper operation. These delays are associated with the receive logic and will be found on prints D-BS-637-0-1 and D-BS-637-0-3.

A delay of one microsecond is associated with the signal RB  $\rightarrow$  RCB and can be adjusted by issuing the IOT 6X54 (where X is the first digit of the device code for the DPOlA) and a JUMP back to the IOT. The resulting pulse may be taken from the WlO3 at Al9S and applied to Bl7E with Bl7F grounded. The delay may be monitored at Bl7M and adjusted accordingly.

The delay associated with the signal RECEIVE IN PROGRESS will have a time delay which is dependent upon the baud of the device. A table extracted from print D-BS-637-0-1 is as follows:

BAUD	PIN GROUNDED ON R303 at A16	DELAY (=1.5 times 1/Baud)
2000	L	0.75 MSec
2400	L	0.63 MSec
40,800	к	36.75 USec

To set the delay, a program such as follows should have the pulse resulting from IOT 6X54 (where X is the first digit of the device code for the DPOLA) at WIO3, Al9S applied to AL6T (R303) with AL6U grounded. AL6D may be monitored for the expiration of the one-shot delay and adjustment made accordingly.

A delay associated with "Receive Data" (discussed in DP01AA/Bell 201A3 Data Set Interface Problem, PDP-8 Field Service Tech Manual Section 5, Page 11) can likewise be set by applying a pulse from IOT 654 at W103-A19S to B17N with B17P grounded. Use the program which follows with appropriate TIME and COUNT values (use an initial delay in the neighborhood of 50 milliseconds or greater) and monitor the delay output at B17V and adjust accordingly.

It is absolutely essential that these delays be adjusted during installation or maintenance periods since marginal performance will result from misadjustment.

To use the following program to generate IOT's for setting delays, it is necessary to select values for TDE and COUNT from the table of constants which will give an interval of time between ocurrences of the IOT great enough to allow the delay to time out. The interval selected initially should be greater than the suspected worst case setting of the delay.

PAGE	207	PAGE REVISION	0	PUBLICATION DATE	July 1972

Title	DP01A SETTING DE	LAYS (Continued)	Tech T Numbe	
All .	Processor Applicability	Author	Rev	Cross Reference
8's		Approval B. Cummins	Date 7-31-72	

#### Table of Constants to be used for Appropriate Delays

Approx. Delay (ms)	5 <b>ø</b>	26	6.0	2.4	.45	.1	.ø45
TIME	øøøl	ØØ4Ø	Øløø	1000	Ø1ØØ	2000	2 Ø Ø Ø
COUNT	6000	6100	7400	7499	776ø	7769	7774

#### Program For Generating IOT's For Setting Delays

Ø2ØØ	1220	TAD TIME	Ø211	1216	TAD TIM
Ø2Ø1	3216	DCA TIME	Ø212	77ØØ	SMA
Ø2Ø2	1221	TAD COUNT	Ø213	5202	JMP 2Ø2
Ø2Ø3	3217	DCA COUNT	Ø214	6X54	IOT @ Wlø3 Al9S
Ø2Ø4	2217	ISZ COUNT	<b>Ø215</b>	52ØØ	JMP 2ØØ
Ø2Ø5	52Ø4	JMP-1	<b>Ø216</b>	Z	TIME
Ø2Ø6	1216	TAD TIME	Ø217	Z	COUNT
Ø2Ø7	7ØØ4	RAL	Ø22Ø	XXXX	TIME
Ø21Ø	3216	DCA TIME	ø221	XXXX	COUNT

Interface to a Bell 201A3 is peculiar with respect to other 201's in that initial information being transmitted may be seen immediately (and illegally) on the receive line for several milliseconds. Because the first information transmitted is one or more sync codes, it is conceivable that these codes, when seen on the receive line, could cause the logic to become illegitimately active. Therefore, an interlocking delay is used to hold RECEIVE DATA in a marking or idle state during duplex operation until the danger of echoing data back to the receive logic has passed. This delay is set at 4.5 milliseconds If, for example, the baud is 2000 and the word length has been selected to be 9 bits (4.5 milliseconds), it becomes necessary, because of the delay, to receive at least 3 sync codes during full duplex operation to ensure that the receive logic will become active.

Since this situation is peculiar only to on-line operations of the DP01(X)A/Bell 201A3, the delay should be removed, effectively, for all other modes of interface or operation (including 201A3 on-line tests) by attaching a ground to the R107 at A29M. If it is not bypassed during the use of Computer Special Systems Diagnostics Maindec 08-D8EB and Maindec 08-D8KA on-line tests, the receive logic will show a diagnostic error indicating that "X" number of syncs have been missed or that the logic plainly failed to qo active.

A further note of caution - the delay should be set very close to 4.5 milliseconds and the customer informed of the necessity for using at least three (3) sync codes in his message formats.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator DP01
	12 Bit X 16 Bit 18 Bit 36 Bit	

Title	Title DP01 SETTING DELAYS (Continued)									Tech Ti Numbe	
All	All Processor Applicability					oility		Author	Rev		Cross Reference
								Approval W. Cummins	Date 7-31	-72	

A delay associated with "Receive Data" (this delay discussed following the sample program) can likewise be set by applying a pulse from IOT 6X54 at W103-A195 to B17N with B17P grounded. Use the program which follows with appropriate TIME and COUNT values (use an initial delay in the neighborhood of 50 milliseconds or greater) and monitor the delay output at B17V and adjust accordingly.

#### TABLE OF CONSTANTS TO BE USED FOR APPROPRIATE DELAYS

Approx. Delay (ms)	5ø	26	6 <b>.</b> ø	2.4	.45	.1	.ø45
TIME	ØØØ1	ØØ4Ø	Ø1.ØØ	1,000	Ø1ØØ	2ØØØ	2ØØØ
COUNT	6øøø	61.ØØ	74øø	74øø	776ø	776ø	7774

#### PROGRAM FOR GENERATING IOT'S FOR SETTING DELAYS

Ø2ØØ	122Ø	TAD TIME	Ø211	1216	TAD TIME	- 1
Ø2Ø1	3216	DCA TME	Ø212	77ØØ	SMA	- 1
Ø2Ø2	1221	TAD COUNT	Ø213	52Ø2	JMP 202	- [
Ø2Ø3	3217	DCA CNT	Ø214	6X54	IOT @ W1Ø3 A19S	- 1
Ø2Ø4	2217	ISZ CNT	Ø215	52ØØ	JMP 200	ľ
Ø2Ø5	52 <b>Ø</b> 4	JMP-1	Ø216	z	TME	- 1
Ø2Ø6	1216	TAD TME	Ø217	Z	CNT	ı
Ø2Ø7	7øø4	RAL	Ø22Ø	XXXX	TIME	- 1
Ø21Ø	3216	DCA TME	Ø221	XXXX	COUNT	- 1

Title	DP01AA/BELL 201A3 D		Tech Tip DP01-TT-4 Number
All	Processor Applicability	Author Bill Cummins Rev	0 Cross Reference
	8 81 8L	Approval Bill Cummins Date 7-3	L-72

The complete option designation number for this device is DPO1-XY where X indicates the computer family with which it is associated and Y indicates the basic model of data set to which it is interfaced.

Thus, the device designation with which we are most familiar is DPO1-AA. The DPO1(X)A may be interfaced to either the Bell 201A, 201B, or equivalent. Interface to a Bell 201A3 is peculiar with respect to other 201's in that initial information being transmitted may be seen immediately (and illegally) on the receive line for several millisconding Because the first information transmitted is one or more sync codes, it is conceivable that these codes, when seen on the receive line, could cause the receive logic to become illegitimately active. Therefore, an interlocking delay is used to hold RECEIVE DATA in a marking or idle state during duplex operation until the danger of echoing data back to the receive logic has passed. This delay is set at 4.5 milliseconds. If, for example, the baud is 2000 and the word length has been selected to be 9 bits (4.5 milliseconds), it becomes necessary, because of the delay, to receive at least 3 sync codes during full duplex operation to ensure that the receive logic will become active.

Since this situation is peculiar only to on-line operations of the DPO1(X)A / Bell 201A3, the delay should be removed, effectively, for all other modes of interface or operation (including 201A3 on-line tests) by attaching a ground to the RlO7 at A29M. If it is not bypassed during the use of Computer Special Systems Diagnostics Maindec O8-DBEA and Maindec 08-DBEA on-line tests, the receive logic will show a diagnostic error indicating that "X" number of syncs have been missed or that the logic plainly failed to qo active.

A further note of caution - the delay should be set very close to 4.5 milliseconds and the customer informed of the necessity for using at least three sync codes in his message formats.

Title	DP01/OPTION DESIGNAT		Tech Ti Number				
All	Processor Applicability	Author	Bill	Cummins	Rev	0	Cross Reference
	8 81 8F	Approval	Bill	Cummins Date			

The complete option designation number for this device is DP01-XY where X indicates the computer familu with which it is associated and Y indicates the basic model of data set to which it is interfaced.

Thus, the device designation with which we are most familiar is DPO1-AA. The DPO1 (X)A may be interfaced to either the Bell 201A, 201B or equivalent.

1	digital		FIEL	D	SE	RVICE	TE	CHNIC	CAL	MAN	UAL	0	ption or Designator				
													DP01				
			12 Bi	t	×	16 Bit		18 Bit		36 Bi	it 🗌	1					
l	Title DP01A DIAGNOSTICS													Tech T			
	All	-	Proce	ssor A	pplicab	lity	,	Author	,			ı	Rev		Cross Reference		
	AII	81	8	81				Approva	al W.	Cummi	ns	Date	7-3	L-72	-72		
ī	th a	DPO1	۱, tl	ne fo	odem, llowin ice Co	gc	hang	es must	ontin be m	nuous ca nade to	the o	r, is r on-line	un li dia	n a loo gnostio	cal test mode		
Lo	С	Cha	ange	To						Comn	nents						
24	ıø	5	214					Elimi carri		lookir	ng for	r end f	lag	with a	constant		
	76		35Ø	_				Break	s mai	n routi	ne						
23 23			72ØØ 6652	)				Makes							when in		
23			651							arrier		cerver	Snut	s down	wnen in		
23			351														
23 23			2367 5351	J													
23	56	1	277	_				Retur	n to	main ro	outine	e					
23	67	9	8Ø Ø Ø														

### Maindec-08-D8EB (Device Codes 3Ø-37)

Loc	Change To	Comments
241Ø	5214	Eliminates looking for end flag with a constant carrier
2276	535Ø _	Breaks main routine
235Ø	7200	
2351	6352	
.352	6351	Makes certain that receiver shuts down when in
2353	5351	constant carrier mode
2354	2367	
2355	535i J	
2356	5277	Return to main routine
2367	0000	

Title	DP01 " RECEIVE END	FLAG"	Tech T Numbe	
All	Processor Applicability	Author W. Cummins	Rev	Cross Reference
x		Approval Cummine	Date 7-31-72	

The DPOlA is a synchronous communication channel and, as such, an uninterrupted chain of synch characters and/or data is necessary for transmission and receipt of meaningful data. Any interruption will cause a loss if information and a shift of all subsequent data.


Several means of determining data transmission accuracy are available. One possibility is the use of the Receive End Flag which will be set if, for any reason, the delay "DEL" times out and gives Receive In Progress. Since this delay is continually being reset by "Shift RB" it will never time out unless any one, or more, Receive Clock pulse(s) is not received from a modem.

Loss of a Receive Clock pulse will always cause an error in transmission; most customer programs do not use the Receive End Flag for monitoring the accuracy of the clock input. However, since the flag may come up, it may cause an interrupt which is not handled correctly by the customer's program. The customer should be made aware of the possibility of this flag problem. If he chooses to ignore it, and/or if he has other means of checking the accuracy of his data, the flag may be grounded out to prevent its interrupting his program. A jumper from Al4T (R202) to ground may be used to eliminate the flag.

If the DPOl is interfaced to a data set operating in the constant carrier mode, the adjustable one-shot at Al7 will not time out. This will eliminate the possibility of getting a "Receive End Flag" except as noted above since "Serial Clock Receive" should always be running.

Title	DPOlA External Co	Tech Num		
All .	Processor Applicability	Author W. Cummins	Rev o	Cross Reference
×		Approval W Cumming	Date	7

Print D-BS-637-0-1 (at B8) indicates a diode, resistor network to ground.



ı	PAGE	212	PAGE REVISION	0	PUBLICATION DATE	T1 1070
п			H	U	I OPPICATION DATE	Julv 1972

#### FIELD SERVICE TECHNICAL MANUAL **Option or Designator** DPØ1 to DP12 12 Bit 16 Bit 18 Bit 36 Bit 🗍 Tech Tip Title DP01A EXTERNAL COMPONENT (Continued) DP01-TT-Number Processor Applicability Cross Reference Author W. Cummins Rev o Αll Date 07/31/72 Approval W. Cummins

If the network has not been installed, random data errors can occur which will not be detected by the off-line diagnostics 08-DBHB, LA, FA or NA. If the diode has been installed with its polarity reversed, all data will be incorrect, shifted left some indefinite number of bits (one or more).

The on-line Maindecs 08-D8EB and KA may not detect the absence of these components but will fail if the polarity of the diode has been reversed upon installation.

Since no one of the diagnostics will positively detect the absence of this network, it should be verified during installation or maintenance that it has been installed as shown.

Title	CONVERTING DP-12-A	TO DP12B	Tech T Numbe	ip DP12 -TT-1
All	Processor Applicability	Author	Rev 0	Cross Reference
1 1	12	Approval H. Long	Date 8-17-72	

G718 Module Slot N11 Remove
M405 Slot N11 Add
M216 Slot N12 Add

Crystal on M405 is for a frequency of XXX.X KHz which is 128 times the desired baud rate.

BC01A-XX cable to connect dataphone to the PDP-12

XX length of feet, from 5 to 50, 25 feet is a standard length

An M850 level converter card is connected to the end of the BC01A-XX cable to plug into slot N03


digital	FIELD SE	RVICE TE	Option or Designator		
	12 Bit 🔣	16 Bit 📋	18 Bit 🗌	36 Bit 🗌	DP-8E

Title	1.0	. L	O C A 7	LION	ıs			Tech Num	
All	Pro	cesso	r App	plicat	oility	_	Author B. Freeman	Rev ø	Cross Reference
	8E			1			Approval W.Cummins	Date 8/7/73	

In the shuffle of ECO's and relaying out of the M839 module used in the DP8E several I.C.'s may have different locations on the module than noted on the prints. Following is a list of the problems, ECO's and print showing the problems.

	_ECO	Comment
M839	0001A	C.S. H is changed by replacing READ/WRITE F/F from RS type using E26 to CD type using E2.
		When relay out occurred this F/F became E15.
		Idle mode did not function properly. ECO added E26 to C input of T-GO F/F. Relay out used E31.
M839	0002	CS H adds CD type F/F to synchronize clear to send ECO calls out the use of E17 but relay out used E2.
M839	0005	CS L to correct a race condition a gate is added to SYNC 2 logic E26 is called for but because it is used in ECO 0001A E31 must be used in older boards.
м8 39	0001A	Add wire E2 pin 2 to E 3 Pin 6 ECO 0005 deletes all etch from E3 pin 6, if E3 pin 6 has a wire plus etch move the wire such that it runs from E2 to pin 2 to E11 pin 14.

PAGE 215	PAGE REVISION	Ø	PUBLICATION DATE	



digital	FIELD SE	RVICE TECHNICAL MANUAL Option or Designator
	12 Bit 💢	16 Bit   18 Bit   36 Bit   DP - 8 E
Title I.C. LO	CATIONS	Tech Tip Number DP-8E-TT-1
All Processor A	pplicability	Author Rev Cross Reference
8E		Approval W.Cummins Date 8/7/73
15 533 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133 6 133	100 A 1	1
	/	
		9 E31 9 HH000

Title	DP8E Jumpers		Tech Tip Number DP8E-TT-2
All	Processor Applicability	Author W. Freeman Rev	Cross Reference
	8e 8m 8F	Approval W.E.Cummins Date Oct	.17.1973

There seems to be some confusion in Jumpers listed in the DPSE prints the following is a chart correcting known errors and makes the jumpering clearer.

Module			Jump	ers			
M839 Bit/Character	В6	В7	B78	B 8	В9	C 7	C8
6	1	0	0	0	0	0	I
7	ŋ	I	I	0	0	I	0
8	0	0	I	I	I	· I	1
Break Priority Generate	P1	P 2	P 3	P4	P 5	P 6	P 7
1 2 3 4 5 6 7	I 0 0 0 0 0	0 I 0 0 0 0	0 0 1 0 0 0	0 0 0 1 0 0	0 0 0 0 1 0	0 0 0 0 0 1	0 0 0 0 0 0
Access Address	A5	A6	A 7				
7600 7620 7640 7660 7700 7720	0 0 0 0 I I	0 0 0 0	0 I 0 I 0				
Device Code 640X/641X 642X/643X 644X/645X 646X/647X 650X/651X 652X/655X 654X/655X 656X/657X	5 0 0 0 0 1 1 1 1	6 0 0 I I 0 0 I I	7 0 1 0 1 0 1 0 1	N5 I I I I O O O	N6 I I 0 0 I I 0	N 7 I O I O .I O I	

PAGE	218	PAGE REVISION	0	PUBLICATION DATE

digital		RVICE	TECHNIC	AL MANUA	L Optio	on or Designator
	12 Bit 🗶	16 Bit [	] 18 Bit	36 Bit [	D1	8E to DS32
Title DP8E Ju	umpers				Tech Tip Number Di	P8E-TT-2
All Processor	Applicability	Author	W Freen	Rev	a	Cross Reference
8e 8m 8F		Approval		mmin Pate 10/1	17/73	
Character Recog	nition	2	4			
0 2 4		I O I	0 I I			
Sync S4 S5	s6 s7 s	8 <b>S</b> 9 S	s10 s11			
To sel	ect a bit a	one th	e jumper	should be	in; for s	nc equal 226
1 0	0 I 0	I	I 0			
M866 Jun	npers					
COIAGC Transition ON OFF ON 8	On I O OFF I	НД	off O I I			
	duplex Duplex	0 I				
Modem Select	200 se 301 303	ries	I O I	I O I		
Level Conversion	on CE (2jum	pers) T	(2 jumpe	rs) CT I	C C	(6 jumpers)
EIA Current TTL	1 1	( (	)	1	0 0 0	
Clock Phase	Normal Invertet	N (2jum I O	pers)	<b>A</b> (2	2 jumpers	1
The N, A jumpers The N, A jumpers To run the diag	on the righ	ht (next	to I.C.	E12) are re	ceive Cl	ι.

Should be a A

PAGE 219	PAGE REVISION	0	PUBLICATION DATE

Title DP 8E Jumpers							Tech Tip	p P8E-TT-2
All Processor App	icability	Autho	W.Fr	eeman		Rev	6	Cross Reference
8e, 8m 8f		Appro	wal <sub>W.E.</sub>	Cummins	Date	10/1	7/73	
Break Priority (Detect)		Pİ	P 2	P 3	P 4	P 5	P6	
(=====,	1	0	0	0	0	0	0	
	2	I	0	0	0	0	0	
	2 3	1	1	0	0	0	0	
	4	I	I	I	0	0	0	
	5	I	1	I	I	0	0	
	6	I	I	I	I	Ι	0	
	7	I	I	1	I	1	Ι	
Modem Timing		ICL		L		F		
Modem		0		0		0		
Externa	1	0		I (out	put cl	k I	(output	clk
Interna	1	I			cable n 24)	I	on cab	ole pin 11)
For diagnostic ju	mper F	must b	e in,			t be	in.	
Spare Status Bits (use with TTL			F	F	J	J		
configuration onl	y) Stat Stat		I		I			

Do not have jumper L and Jumper FF both inserted

I = In 0 = Out

Title	DF32-DS32 DISK DATA	Tech T Numbe	ip r DS32-TT-1		
-	Processor Applicability	Author G.	Chaisson	Rev 0	Cross Reference
All	8181	Approval W.	Cummins	Date 7-31-72	DF32-TT-4

d i a	ital	FIELD SE	RVICE TE	CHNICAL	MANUAL	'	г
		12 Bit 🔣	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	DS300	
Title	MAINDEC	S AND THE D	DEC DATA SY	STEM 300	1	Tech Tip <sub>DS300-TT-1</sub>	
All	Processor A	pplicability	Author W	Freeman	Rev n	Cross Reference	e

W. Freeman

Cummins

Date 12/08/72

The DEC DATA SYSTEM 300 is being sold without any means of paper tape input; thus to run any Maindec's the PMK02B Field Service cassette is required as input.

Approval w

To connect the cassette remove the 2400 baud KL8E from the system and insert the cassette interface. Remove the BC01V cable from the VT05 and use the 7008519 cable which was shipped with the VT05 to connect the VT05 to the cassette. (Reference cassette instructions.) Switch the VT05 from 2400 baud to 110 baud. (Remember before leaving site to return the switch to 2400 baud.)

Run diagnostics according to existing procedures. The only need to reinsert the KL8E supplied with the system is to run the KL8E diagnostic, the VT05 diagnostic and customer software.

The DEC DATA SYSTEMS are delivered with a complete set of paper tape diagnostics. If the diagnostics on your cassette are incomplete or of the wrong revision, take the supplied paper tape to a system with paper tape input and make the necessary corrections to your cassette.

Λ

ΑII

Title	DS-300 System Con	DS-300 System Configuration Change Tech T Number								
All	Processor Applicability	Author Bill Conners	Rev 0	Cross Reference						
	8E	Approval B. Lawrence	Date 2/8/74	LKOlR-TT-1						

A new configuration for the DEC Data Systems will be manufactured starting January, 1974. The processor will be mounted in a short cabinet, facing forward, and a new desk design will be used. The purpose of this Tech Tip is to point out differences between the new systems and the older systems, and to clarify some points of confusion.

#### T. Initializers

#### A. Boards

All DDS 300 systems use the same G753 initializer board which plugs into slots C and D of the omnibus. Pressing the "initialize" switch asserts omnibus signals STOPL(DS2) and SWL(DV2), and releasing the switch negates the signals, starting the MI8-E bootstrap loader. See the schematic in Fig. 1.

#### B. Switches

Early DDS 300 systems had the power and initialize switches mounted in a power switch bracket (P/N 7409787) in the cabinet below the desk top. The systems used a G753 switch and cable assembly (7008 980), shown in Fig. 2, For the RK01 disks, a custom switch bezel assembly (P/N 7008948) contained the disk control and indicator cable, and was mounted on the top front of the short cabinet containing the disks.

digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit 18 Bit 36 Bit

DS300

Title	DS-300 System Configu	Tech T Numbe	ip DS 300-TT-2 r	
All	Processor Applicability	Author Bill Conners	Rev 0	Cross Reference
{	8E	Approval B. Lawrence	Date 2/8/74	

The current systems deleted the switch bezel assy and RK01 drives in favor of the RK05 disk drives, and moved the power and initialize switches to a shallow control pan (P/N 7409789) which was screwed to the underside of the desk. The G 753 switch and cable assy (7008980) was used for systems with DECtape, while a G754 switch and cable assy (7009136) (Fig. 3) was used for systems without DECtape. The new systems will have a new panel logo across the top front of the disk cabinet that will include the power and initialize switches and cables. The logo assembly (P/N 7009457) is shown in Fig. 4.

#### C. Cable Differences

The G753 cable assemblies have two extra wires in the harnesses that are not included in the G754 or 7009457 assemblies. The wires connect to "S1" of the H721 power supply, TB2-7 and -8, to include a normally-closed thermal circuit breaker inside the H721 in series with the power on-off switch. Should the heat sink containing the series regulator transistors and the thermal switch ever reach 95°C, system power would be removed. The thermal circuit breaker will not be wired into the power on-off circuit of the new systems with DECtape. Should an H721 power supply on a new system overheat, it will affect only the DECtape logic power.

Title	DS-3	p DS 300-TT-2							
All	All Processor Applicability				Author Bil	1 Conners	Rev <sub>0</sub>		Cross Reference VT05-TT-11
	8E				Approval B.	Lawrence	Date	2/8/74	LKO1R-TT-1

#### II. VTO5

#### A. IOT's

The console terminal for the DDS 300 systems is normally a VT05 operating at 150 send/2400 receive baud, full duplex, 64 character keyboard, device codes 03/04. The optional Foreground Background program which allows data entry from additional VT05s during main program execution assumes additional VT05s that are set up similarly, but with device codes 30/31, 32/33, 34/35, 36/37, 40/41, 42/43, and 44/45, in that order.

#### B. The KL8JA

Present systems use a KL8EG interface (M8650YA), connected to the EIA input of the VT05 through a 25 foot BC\$\mathbb{G}\mathbb{I}\$-V cable and an H308 null modem. The EIA connection is necessary because the KL8EG will not support a baud rate faster than 110 baud on its 20 ma output, due to a noise supression network. The network is used on the 20 ma lines for Teletype operation to protect against high frequency noise, but it also limits the operating speed of the interface. New systems will be operating with a newly designed KL8JA interface (M8655),

digital	d	I	g	i	t	а	
---------	---	---	---	---	---	---	--

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🕱 16 Bit 🗌 18 Bit 🗍 36 Bit [

D\$300

Title	Number									P DS-300-TT-2	
All	Proc	essor A	pplical	bility	Author	Bil.	l Conners		Rev	0	Cross Reference VT05-TT-11
	8E		1		Approval	ъ.	Lavrongo	Date	2/8/	774	LKO1R-TT-11

connected through a P/N 7008360 Berg to Mate-N-Lok cable and a 25 foot P/N 7008159 TTY extension cable to the 20 ma input of the VT05. The noise suppression on the KL8JA's 20 ma output is jumper selectable, allowing use of the interfaces 20 ma output at any baud rate with the jumper removed.

The VT05 will still operate at 150/2400 baud; remote terminals can now be extended with 20ma connections to 1500 feet instead of the K18E's maximum EIA cable length of 50 feet. The K18JA also inserts from zero to four (Jumperselectable) filler characters after a line feed, allowing printouts to be readable on the VT05 when diagnostics or other operating systems such as OS-8 are run on a Data System.

Since the KL8JA can communicate with the VT05 through either type of cable, while the KL8E <u>must</u> use the EIA and null modem, in emergency situations a KL8JA can be directly substituted for a KL8EG in a Data System. The necessary jumper changes to the KL8JA are included in Fig. 5. The KL8JA, however, is a more sophisticated, more expensive interface; it is not intended to be and should never be used as a permanent replacement for an existing KL8E, unless the customer wants to pay the upgrade cost.

#### C. Keyboards

The COS-300 monitor has a software implemented numeric keyboard feature that, after "Control N" is typed by the operator, allows the monitor to interpret the letter keys M, J, K, L, U, I, 0, 7,8,9 as numbers 0, 1,

Title	Ds-300 System Confi	Tech T Numbe		
All	Processor Applicability	Author Bill Connors Rev	0	Cross Reference
	8E	Approval B. Lawrence Date 2/8,	/74	LK01R-TT-1

2, 3, 4, 5, 6, 7, 8, 9. Typing "Control N" again returns the monitor to normal keyboard interpretation. A set of ten (10) light grey key caps are shipped with each DDS-300 VTO5 to highlight the keypad feature, and are pressed onto the keyboard keys after the original key caps have been removed.

NOTE: THE KEYBOARD IS NOT ELECTRICALLY MODIFIED!

Only the keycaps are changed.

The new LK01-R mechanical keyboard (F/N 54-10541-0-1) cannot directly replace the existing Rev E and Rev F variable capacitance keyboards (P/N 54-09945) unless the variable capacitance cursor control (P/N 30-10166-0-1) is also replaced with the mechanical version (P/N 54-10613-0-1).

Also, the light grey key caps for the variable capacitance keyboards (P/N 90-09148-0-74 for a set of ten) will not fit on the LKOlR mechanical keyboards.


If an LKO1-R keyboard is used to replace a variable capacitance keyboard, the optional set of light grey key caps for the LKO1R will have to be ordered. Reference future tech tip LKO1R-TT-1 for a discussion of the two keyboards and a list of part numbers.


D. The  $\frac{1}{4}$  x 20 x 3/8" nylon screws used as feet for the VT05 are too short to reach the recessed threads in the new plastic base castings. The specification for the screw has been changed, and in the future if you order screws using the original part number (12-10582), you will receive the new longer size ( $\frac{1}{12}$  x 20 x 3/4").

PAGE	226	PAGE REVISION	n	PUBLICATION DATE	March 1074
IFAGE	220	ILLAGE VEAISION	0	POBLICATION DATE	March 1974




Title	DS-300 System Config	Tech T Numbe		
All	Processor Applicability	Author Bill Conners Rev	0	Cross Reference VT05 TT-11
		Approval B. LawrenceDate 2/	8/74	LKO1R TT-1





"G753 Initialize Board layout and Schematic"



digital	FIELD SE	RVICE TECH	NICAL MAN	JAL O	ption or Designator
urgitai	12 Bit 👿	16 Bit   18	Bit 36 Bi	ı In	s300
Title pg 200 g	<del></del>			Tech T	p
Processor A		ration Chang		Numbe	r DS-300 TT-2 Cross Reference
All I I I	pplicability		COMICIS	Rev 0	VT05 TT-11
8E		Approval B. La	wrence Date	2/8/74	LK01R TT-1
T					1
		INITIALIZE	PWR ON	II T	
		/ \		// \l	
		K X	K /I	K X	
		\ /	1\ //	1\ /1	-
			OFF	LOCK	
1					
		ALEXANDER OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE P	. 500	ren -	11
•		1		1297-2 1297-2 1299-1	
<b>6</b>	WHITE	-	741	1///63/19/11/	<del>"7</del> 70
,',''	PLAST II ROCKER				
1 11	ALL 3 5				
","	P/W 1205	317-62		` <b>`</b>	
/ "!!!!			4 4		!
/ [;;			3 0		
ر الآلاء - ب <sup>ا</sup>	7	-	11 0		
			11 48		E-N-LOC VECTOR: TO THE
	BERG CONN	ECTOR; PI BERG	8'2	H96	POWER CONTROL.
	TO G753 IN!TIALIZE	<u> </u>	1		201378-1
	P/N 121091		<b>*</b>	1 02	73
ی	OCKETS 121008	9-6	٧ (١	∞(\	
			_		
20 -PI-N	D: 10				
-II -PI-D	1	2-3			A A
1/0 30 PI-F N/0	P2-1			L	
	11299-1				117

New Ds 300 Switch Assembly (P/N 7009457

POWER SWITCH,

INITIALIZE, REAR VIEW.

I like DS-300 System Contiguration Change I				Tip DS-300-TT-2 per
All .	Processor Applicability	Author Bill Conners Rev	0	Cross Reference
ВЕ		Approval B. Lawrence Date 2/8/	74	LKOLR TT-1

#### Switches

NB2

FIL

out

in(1)



Arrows indicate depressed switches: 1->= on.  $\Phi = \emptyset$  = off. For the example shown, device codes are 03/04, speed is 150 baud receive/2400 baud transmit.

JUMPERS (as normally shipped for DS-300)

R	=	150

On -

Name	Pos.	Use
W1/TTY W2 W3/SWD W4/SB W5	out(2) in in(1) in(2)	Disable TTY filter Must be in: Enable status word One stop bit
	out	Must be out!
NP	out	No parity
EVN	out	Odd parity(when NP-in
NBI	out	0.1:1
NR2	out	8 bits per character

n)		
-		

вı B2 В3 Baud Rate 0 n 0 110 0 0 150 1 0 1 O 300 ō 1 1 600 1 1200 2400

Off - xmit and RCV speeds are the same.

> xmit speed set by B1, B2, B3; RCB speed = 150.

> > 4800

9600

acters The "SWD" and "FIL" jumpers should be OUT for the KL8JA to emulate a KL8EG.

Enable 4 filler char

The "TTY" jumper should be IN and the "SB" jumper OUT for 110 baud teletype operation.

K 18-JA Jumper Configuration

FIG. 5

PAGE 230	PAGE REVISION	0	PUBLICATION DATE	March 1974

_	_	_	_	_	_	_
d	U	g	U	t	a	

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🛛	16 Bit 🔲	18 Bit 🗌	36 Bit 🔲

When using a DT01 Bus switch on a PDP-8E, it is necessary to change the W1 $\beta$ 3 to W123 as noted in PDP-8/E TT  $\pm$ 002 and also change the outputs of the W64 $\beta$  in B6 from 4 $\beta$  $\beta$ 0 nsec, to 1 usec. To utilize 1 usec outputs add wire on location B6 - E to F, L to M, and S to T.

Title	tie INTERMITTENT BREAK FAILURE ON DTO1AN Tech Tip Number DT01-TT-2				
All	Processor Applicability	Author Roney/Nunley Rev	Cross Reference		
""		Approval W. Cummins Date 6/6	/72		

#### Erratic Break Operation

The use of a 552 or TCO1 with a DTO1-AN may cause erratic break operation to one or both computers. The reason is that, unlike the DMO1, DF32, and RFO8, the break request signal is not clamped at the source. To cure the erratic operation, clamp the signal C-BRK REQ in the DTO1 to -3V. Add B31J to B26S.

C.E. Roney/R. Nunley - October 1970

digital
---------

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator EDC Voltage Standard

12 Bit X 16 Bit X 18 Bit X 36 Bit X

220 TOZUMYO DUMMUL

Title	Voltage Source and Vo EDC Voltage Standard	ltage Measurements with	the	Tech T Numbe	PEDC-TT-1
All	Processor Applicability	Author George Chaisson	Rev	0	Cross Reference
х		Approval Bill Cummins Date	06/0	01/72	

The following procedure is written for the following models of the EDC voltage standard; VS-11N, VS-11G, MV-100G and MV-105G.

#### 1.0 As A Voltage Source

The EDC can provide an accurate voltage between 0 and  $\pm$  11.111 volts. This is accomplished by selecting the appropriate voltage from the decade switches and connecting via the output binding post. Polarity is selected via the  $\pm$ 0- selecting switch. (On the 100 and 105 models, a low level output is polarity controlled via the  $\pm$ 0- switch also.)

#### 2.0 As A Voltage Measuring Device

The EDC can be used to measure DC voltages with very high accuracy. For voltages between 0 and +10 volts, the voltage is connected directly to the input binding post labeled "UNKNOWN". (For voltages between 10 and 100 volts use 10:1 divider, DEC part Number 29-16810). Selection of the correct polarity is accomplished with the +0-switch; when the correct polarity is selected the NULL meter will deflect and the decade switches will control zeroing. (In the 105 model the meter sensitivity selector must be in one of the voltage positions.) Zero the meter by increasing the voltage value from the decade switches. This will be the first step in making an accurate measurement.


When the meter has deflected just beyond zero with the lowest voltage step from the decade switches, reset this switch by one count. Select a higher meter sensitivity by depressing the sensitivity bat switch (model 105, sensitivity rotary switch: The model 100 has three sensitivities, the bottom position of the bat switch being 100 & V F.S.) and again increase the voltage from the decade switches until NULL (zero) on the meter is reached. The voltage measured is now the value read directly from the decade switches. (If the 10:1 divider 29-16810 has been used, multiply the value by 10.)

Non-Standard Controls: On some models of the EDC there is a meter zero switch and adjustment knob. The switch is located at the lower left of the meter and the adjustment knob is at the upper right of the meter. When the switch is down, zeroing position, the zeroing knob will allow electrical zeroing cf the measuring circuit. This switch must be in the up position for measuring. (It is recommended that the instrument be zeroed before measurements are made.)

Model 105 instruments have a selection switch (volts-millivolts) that must be in the volts position.

Title	VOLTAGE SOURCE AND TEDC VOLTAGE STANDAR	VOLTAGE MEASUREMENTS WITH THE Tech T D (Continued) Number	ip w EDC-TT-1
All	Processor Applicability	Author George Chaisson Rev 0	Cross Reference
×		ApprovalBill Cummins Date 06/01/72	

For PDP-11 use - VS-11N or MV-100G standards are used in the set-up of AD01-D, AA11, AFC 11 and UDC 11.



Typical EDC Front Panel

digital				FIELD SERVICE TECHNICAL MANUAL									Option or Designator	
			<u>'                                    </u>	12 B	it	x]	16 Bit (		18 Bit 🔲	36	Bit 🗌	<u> </u>	DUSYSTEMS	
Title	EDU	SYS	TEM	SR	SE	rti1	NGS					Tech Tip Number		
All	Pro	cessor	App	olicab	ility		Author	w.	Cummins		Rev	0	Cross Reference	
. 1	- 1			I	1		Approval	ח.	Dubay	Date	07/	27/72		

EDUSYSTEM MANUALS (as they exist as of this date) fail to give the switch register settings to select the input device at bootstrap time.

EDUSYSTEM: 5 & 10 manuals being rewritten - information to be

- included.
- 20 will get errata sheet
- 25 has new manual and is now okay. 30& 40 has one addendum, will receive a second.

The new book, <u>EduSystems Handbook</u>, available in the fall, will have this information.

The settings to select the input device are:

- Paper Tape Reader 5356
- 0600 DECtape
- 5350 Disk

Title EDUSYSTEM WITH POWER FAI	L&HARDWARE BOOTSTRAP	Tech T LOADER Numbe	ip f EDUSYS-TT-2
All Processor Applicability	Author Ray Alvarez	Rev ø	Cross Reference
12's	Approval F. Purcell	Date 2/5/74	

The Problem:

Systems incorporating both powerfail and the hardware bootstrap loader options inter-act when the system is powered down and then up again, with the switch-switch in the down position (ON). With the switch-switch in the down position (ON) memory locations are altered by each option that tries to use the bus to deposit their respective programs into memory. When the switch-switch is on and power comes up it reactivates without being toggled. This could cause the need for a momentary switch to insure return to the off position.

Correction:

If service calls are frequent due to operators inability to check switch positions; replace switch-switch with a momentary switch.

Dec. Part \$12-05375

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗶 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	EM12 to EP12

Title	TIMING CHANGE FOR I	OMØ1 CONFIGURATIONS	Tech Ti Numbe	
All .	Processor Applicability	Author H. LONG	Rev	Cross Reference
	12	Approval H. LONG	Date 7/20/72	

Single cycle data break devices together with a DM $\emptyset$ 1 will not operate correctly on a PDP-12 (there is not enough setup time for the field bits).

Change break sync timing from CPTP TP5S to CPTP TP3:

RUN	ADD	DEL
нø9н2 - J1øР1		х
J1ØP1 - JØ4K1		x
нø9н2 - јø4к1	х	
JØ4P1 - J1ØP1	х	
J21D2 - H34K1 J21D2 - JØ9E1	x	х
кø4к1 - јø9н1		х
KØ4K1 - L38B1		х
L38B1 - JØ9H1	х	
KØ4K1 - JØ6D2	х	
i	. [	

PAGF	237	PAGE REVISION	A	PUBLICATION DATE	November 1972

Title	ECO EP12-99939		Tech Ti Number	
All	Processor Applicability	Author	Rev O	Cross Reference
···   <sub>1</sub> ,	,	Approval H. Long	Date 08/17/72	

The problem: Solution portion of this ECO, and its associated DEC-ECO-LOG Synopsis, would seem to indicate that an M112 module must be deleted, and an M113 and M617 added. This is not the intent of the ECO.

Logically, the M112 is deleted, and the M113-M617 combination added to increase the drive on MXB MEM TP3 H. These modules are already present in the MC12 portion of the processor; we only delete and add individual gates.

Title	Display/Data Break	Tech T Numbe		
All	Processor Applicability	Author Harold Long	Rev	Cross Reference
		Approval Harold Long	Date 9/26/72	

#### PROBLEM:

ECO EP12-00033 allows an external break request to abort a display instruction. This causes unreadable display at high data rates.

#### CORRECTION:

Implement a new instruction: Skip on display busy (0446). This will allow the processor to delay initiating a DSC until the previous instruction is complete. NEMONIC: DSB.

#### MAKE ALL DELETIONS FIRST WHEN INSTALLING

	PAGE 238	PAGE REVISION A	PUBLICATION DATE	November 1972
	+3V LØ3U1	LØ3U2	mø4v1	x
2	+3V LØ3U1	MØ4M2	MØ4U1	x
I	+3V LØ3U1	MØ4U1	MØ4V1	x
Z	+3V LØ3U1	MØ4L2	MØ4M2	х
Z	DSC BUSY H	mg4ml	LØ2U1	х
2	INS N EQ 6H	MØ4L1	J4ØH2	x
奈	SKL I SENSE	MØ4Kl	н32н2	x
S	SIGNAL NAME	FROM PIN	TO PIN	ADD
뿔	MA	KE ALL DELETIONS FIRS	T WHEN INSTALLING	
CONFIDENT	allow the pr	ocessor to delay init. is complete. NEMONIC	iating a DSC unti	



Ti	itle	Di	isp	lay	/Da	ta	Bre	ak	Interact	ion	(Cc	ntinued	1)	Tech T Number	
	All .	F	roc	esso	r App	olica	bility		Author	Harc	1d	Long	Rev	0	Cross Reference
1		12					1		Approval	Haro	old	Long Da	te 9/2	26/72	

#### NOTE:

This tech tip implements a new instruction which is not supported by system software. Customers desiring to use this instruction must define it in their symbol table: DSB= $\emptyset$ 446.


Thus, the following sequence would permit efficient use of display instructions during data break.

DSC X /DISPLAY 1/2 CHAR.

DSB I /SICIP ON DISPLAY NOT BUSY

JMP . -1 /WAIT

DSC I X /DISPLAY 1/2 CHAR



SKL I SENSE L

Title	FPP12 PROBLEMS		Tech Ti Numbe	
All	Processor Applicability	Author	Rev 0	Cross Reference
''''	12	Approval H. Long	Date 09/14/72	

- The +5V to logic rack is not tied together at FPP. Due to age and other conditions affecting the pins on the Mate-in-Lock connector at the H721 power supply, the +5V may be at different levels on logic rows A thru J. Connect the +5V buses together with #14-18 wire at the rack H911 mounting panel connections.
- 2. The M401 clock modules is unstable in some cases. The frequency changes by a large amount around the desired 5 MHZ setting. Their variance may cause random and different FPP errors that are virtually impossible to track down. Some of these M401 vary as soon as power is applied, others may have to run awhile.

To tell if an M401 is unstable put an "0" scope type 453 or equivilent on the clock output. With about 8-12 pulses displayed look for a sudden shifting of the pulses in time. If this doesn't help them replace the M401 and tag it as unstable frequency output.

 The FPP 12-00007 ECO contains a wiring error. On oage 7 of 60 an add-delete page:

 Signal
 From
 TO
 Add
 Del

 SP12
 XCT4
 SHFT
 H
 A24D1
 A22D1
 X

SHOULD BE

SP12 XCT4 SHFT H A24D1 A22D2

Х

Pin A22D1 is not connected to A24D1 and is in the wire run SP11 ENABLE PROCESS L.



### FIELD SERVICE TECHNICAL MANUAL


Option or Designator G020 - G021

12 Bit 🔀 16 Bit 🗌 18 Bit 📗 36 Bit 🗍


Title SENSE AMP REVISIONS				Tech T Numbe	Tech Tip Number G020-21 TT#1		
All	Processor Applicability	Author	Α.	Newbury	Rev	0	Cross Reference
:	81 8L	Approval	w.	Cummins	Date 7-	31-72	

8I/L sense amps now use a -4V slice level instead of -3V for increaed noise immunity. Either level works fine as long as they are not intermixed. When replacing a G020 or G021 check for the proper level, or when a ghosty symptom occurs in memory check for this mix up. There are a few different revisions of sense amps but the following few rules should eliminate the confusion:

- 1) Rev. D and earlier are considered -3V slice level.
  2) Rev. F and later are considered -4V slice level.
- Rev. F and later are considered -4V slice level.
   Rev. E can be either -3V or -4V and it is the only revision that can be changed. The resistors to change are listed helow.



\* Denotes components present only on G021. G020 uses G021 etch.



(eyelet leading from pin T1)

(eyelet connected to collector of Q1)

1	Title SENSE AMP REVISIONS	(CONT.)	Tech T Numbe	
Γ	All Processor Applicability	Author A. Newbury	Rev 0	Cross Reference
١	81 81	Approval W. Cummins Date	7-31-72	

Rev. H sense amps should have a 30 guage ground strap as shown above. This ground strap insures proper strobe margins and noise immunity.

Randon 8I Memory Failures:

If you have intermittent memory problems or you do not have a wide strobe margin, check for these things:

- 1. That -3V and -4V sense amps are not intermixed in an 8K unit.
- 2. That Rev. H sense amps have the ground strap.
- That G221 selectors have 2904 transistors. If the 2904 transistors are Texas Instrument, check that the fall time is within specification (10-90 nsec.).
- 4. That G624 load resistors are all the same value in any 8K unit, and that for Ferroxcube stacks they are all 56 ohm. Previous values have been 60, 70 or 52.5 ohms. 52.5 is not acceptable under any conditions.
- 5. That memory current has been adjusted with a current probe and strobe has a good window between checkerboard failures and strobe adjustment. Measuring voltage does not insure proper current values for memory.
- 6. That ECO 8I-00022 is installed. Although this ECO was directed to the field, it has been instrumental in fixing problems in several older machines. The SPECO does not explain too clearly the add/delete scheme. You will see that the first two deletes are A30D2 to A34S2 and A30B2 to A34T2. The essence of the problem is that those two leads carry the sense signal and may not be identical in length or routing and may trigger the sense amps erroneously because of the noise or phase discrepancy; the two deletes are to be replaced by one run on twisted pair. The other deletes are similarly paired; each pair is to be replaced by one run on twisted pair. The other deletes are deletes are similarly paired; each pair is to be replaced by one run of twisted pair.
- 7. If instruction test 1 will not run in field 1 of a system with 8K or more of memory, it may be a result of induced noise picked up from the memory power supply lines by the memory flip-flop output lines. ECO 8I-00051 reroutes these runs to eliminate

Title ADJUSTMENT OF G084 in TU20				Tech T Number	ip <sub>er</sub> G084-TT-1
All Processor Applicability			Author	Rev 0	Cross Reference
8's			Approval W. Cummi	ns Date 06/06/72	TU20-TT-4

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 💢 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	G221

Title	DOUBLE SELECTION OF	G221		Tech Tip Number	G221 TT#1
All	Processor Applicability	Author R. Rasmussen	Rev	ø	Cross Reference
	81 8L	Approval CHMMINS	Date 11/14	/73	


Failures of G221's are hard to find barring mass swap. What happens is that two or more outputs come on at the same time causing selection of two addresses. This causes errors in address test but the failure is not diagnosable. Swapping boards within system doesn't change the problem. A method to find the bad G221 is: (for 8I corresponding points may be used for 8L).

- Remove M360 strobe board found slot B23. Tape pin S2 of board. Gnd pin S2 of B23. Reinstall M360.
- Remove G020/021 from slots A31 and A32. Gnd pin U2 of A32.

   Note when load address and start are depressed a 7000 code is decoded as nop. This keeps computer in fetch and will cause PC & MA to increment sequentially.
- Sync scope negative channel A internal. Put Channel A on E2 of C38 (MA00 (1)). Adjust time base with adjustable uncalibrate mode till you have 1 cycle covering 8 cm. on scope.
- 4) With channel B scope outputs of G221's on connector board C36. Starting with pin C2. This signal should look like Figure 1. The signal on channel B should be 1 cm wide and should step 1 cm by changing channel B probe from C36 D2 to E2, F2 to H2, J2 to K2, L2 to M2, N2 to P2, R2 to S2, T2 to U2. Signals are push-pull pairs, one positive, the other negative; i.e., C2 and D2, E2 and F2, etc.
- Move channel A probe to D33 E2 and sync on MA03 (1). Readjust time base for one cycle in 8 cm. Repeat step 4 scoping pins C2 to U2 on connector D34.
- 6) Move channel A probe to C33 E2 and sync on MA06 (1). Readjust time base for one cycle in 8 cm. Repeat step 4 scoping pins C2 to U2 on connector C34.
- Move channel A probe to D38 E2 and sync on MA09 (1). Readjust time base for one cycle in 8 cm. Repeat step 5 scoping pins C2 to U2 on connector D36.
- 8) Figure 1 is how set up should look.
- 9) Figure 2 is how some bad G221's look.

PAGE	245	PAGE REVISION	PUBLICATION DATE	May 1974

Title	DOUBLE SELECTION (	OF G221 (cont.)	Tech Ti Numbe	
All	Processor Applicability	Author R Rasmussen	Rev	Cross Reference
1	81 8L	Approval	Date 11/15/73	



digital	FIELD SE	RVICE TECHNICAL MA	NUAL Option or Designate	or .	
	12 Bit 🗌	16 Bit 🗝 18 Bit 🗴 36	Bit G-231		
Title INHIBIT CURRENT JUMPERS Tech Tip Number G-231-TT-1					
All Processor A	pplicability	Author, C. Alger	Rev 0 Cross Referen	ce	
11 19		Approval Bill Dimbat Date	1/2/74		

Under no circumstances should the jumper arrangement of the current setting be changed.

They are factory set to give optimum performance for the overall temperature range. By changing these jumpers you might improve margins at room temperature but you degregate the total system performance.

d i c	ital	FIELD SE	RVICE TE	Op	otion or Designator		
		12 Bit 🗓	16 Bit 🗌	18 Bit 🔲	36 Bit 🗌	1	G826
Title	G826 AD	JUSTMENTS				Tech Ti	
All :	Processor A	pplicability	Author		Rev	T	Cross Reference

Date 7-31-72

Many G826's are returned from the field as defective when, actually, there is no defect, only misadjustment of POWER OK.

Approval W. Cummins

81 | 8L

The basic operational functions of the G826 are first, to detect the AC power input going low and second, to regulate the memory voltage level. The detection of power-in going low, due to either line failure or the front panel power switch being set to the OFF position, is accomplished by sampling for variations on the 5 volt bus. When the 5 volt bus drops below 4.75 volts, the condition is felt by an operational amplifier which generates POWER OK as a +3 volt level. This level becomes the conditioning level which allows the next TP3 to clear the RUN flip flop. At the same time, a turn off signal is applied to the -30 volt memory supply. These two logical events occur to disallow a random read without its associated write cycle. When POWER OK is at +3 volts, the RUN flip flop will act as if the SINGLE STEP switch were on and -30 volts will not come up.

The memory voltage level is set by a pot which is in parallel with an amplifier between the -6 volt and -30 volt supplies. In normal operation,  $\overline{POWER}$  OK is low ( $\emptyset$  volts). With a scope sampling at AO2J2 (of the 8I) or the negative probe of a meter on that point, with the positive probe to ground, adjust the helipot, in the center of the module, clockwise until  $\overline{POWER}$  OK just goes low ( $\emptyset$  volts), then a few degrees more.

With POWER OK low, memory voltage may now be adjusted; set up meter connections as follows:

		METER	LEADS
		NEGATIVE	POSITIVE
81	[	B02V2	B02M2
81		B27V2	B27M2

Adjust the Bourns pot on the edge of the module for a reading of +21 to +22.5 volts.

PDP 8L's, logic serial #150 and later, have a power supply connector card, G785 revision "D" or later, which will make the POWER OK adjustment less critical. They have an extra detection circuit which is OR'ed with the output of the differential amplifier at pin AJ2 which stops the CP before the +5 volt line begins to drop.

PAGE	240	PAGE REVISION	_	DID ICATION DATE
	243	N. VOF HEAISION	0	PUBLICATION DATE July 1972
				JULY 1975

Title	G826 AD	JUSTMEN	TS (C	ontinued)		Tech Tip Number G826-TT-1		
Processor Applicability				Author			Rev	Cross Reference
^"	81 81			Approval W.	Cummins	Date	7-31-72	

After these adjustments have been made, Maindec 08-DlAB, Memory Power ON/OFF Test, should be run. The helipot is mechanically sensitive; after adjustment, a spot of nail polish or paint should be applied to the adjustment stem to secure it in the desired position.

digital

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator G848 to GLC8

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Title	G848 ECO HISTORY AND	Tech Tip Number	G848-TT-1				
All	Processor Applicability	Author J	Teff	Blundell	Rev	A	Cross Reference
		Approval E	rank	Durgo 1 1 Date	11/	1/73	TU56-TT-10

ECO	CS	ETCH	DESCRIPTION
1	A	В	Deleted a diode and transistor
2	В	С	Deletes many components and relayout
3	С	С	Adds plastic insulating caps over transistors
4			ECO's must be done together, all modules in drive be done together (no mixing old and new)
5	E	K	}
6			High priority MANDATORY change. 4 and 5 prerequisites.
7	н		ECO 725-008 goes with this. Cuts etch between AC2 and BC2.
8	J	M	New triple size board created.
8A			Retrofit to double size boards to make them compatible with the new triple size boards

### VARIOUS INCOMPATIBILITIES AND RESTRICTIONS

- Etch B will not work with the new wiring harness unless mate-n-lock pins 1 and 3 are jumpered.
- 2. ECO's 4,5 and 6 must be installed in all TU56 everywhere, and all spare boards modified. Modules without these ECO's must not be mixed with any other revision except their own.
- The new triple height module created by ECO 8 must not be used in the same transport with an old double height module, unless the old module has had ECO G848-008A (and the earlier ECO's) installed.
- 4. ECO #725-008 is a prerequisite for the new triple height board.

Į	Title	GLC	-8	INP	UT A	AMP]	LIF	ER					Tech Ti Numbe	GLC8-TT-1
	ΑII		Proc	essor	App	licab	ility		Author	Jim	Lacey	Rev	Ø	Cross Reference
1		8							Approva	Bi]	ll Freema	n Date 12/0	5/73	

### GLC-8 Input Amplifier

If any of the below malfunctions occur with the A211 module, it is probably due to C4 and/or C5, which are 0.0047 mfd 1% capacitors (10-09312), being out of tolerance. Replacing both of these capacitors should cure the problem. However, if difficulty is encountered when readjusting the A211, a 10 to 56 pf capacitor may be added to the circuit as C3. This capacitor would be mounted on the circuit board in the holes provided at the handle end of the module.

### Possible malfunctions include:

- 1. Inability to adjust the gain.
- Inability to adjust the line balance (this adjustment interacts with the gain adjustment).
- 3. Excessive noise.

PAGE 252	PAGE REVISION	ø	PUBLICATION DATE	Jan. 1974	

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit	H307 to H710


Fitle	Insufficient Low E	nd of Delay		Tech Tip Number H307-TT-1		
AII .	Processor Applicability	Author Al Shimer	Rev	Cross Reference		
	12	Approval Harold Long	Date 9/18/72	CC54		

Due to modification in an SMA 12/60 by Technicon, Corp., the H307 Delay Box must be modified so that a 1.2 sec adjustment can be achieved.

#### SYMPTOMS:

Test result skipped and all results in error from that point on, due to being out of sync with the analyzer.

### SOLUTION:



Remove the 1.8K, and replace with one of the 3.3K's.

NOTE: Some components may have to be soldered to the signal lead on input cable.

PAGE	253	PAGE REVISION	0	PUBLICATION DATE	September,	1972
------	-----	---------------	---	------------------	------------	------

Title	H710 POWER SUPPLIE		Tech Ti Numbe				
All	Processor Applicability	Author	W.	Cummins	Rev	0	Cross Reference
		Approval	W.	Cummins	Date 7-3	L-72	

It is possible for the +5VDC supply (H710-Dynage 700-167) to go into an overvoltage or protective mode if the outputs of several H710 supplies are paralleled. The resultant supply output in the overvoltage mode is approximately +1VDC. The supply will come back up to correct voltage if it is allowed to cool.

The vendor (Dynage) acknowledges that a problem may exist (depending upon the system and its operational environment). The vendor proposes that DEC perform the following temporary change in the supply until the problem can be more explicitly defined and a final fix can be implemented. It is only necessary to perform this change if the supply demonstrates the above symptoms. The vendor also states that the supply is not marginal.

Substitute an 1N750(A) Zener (DEC Part #11-0214) for ZD3 Zener (1N749) currently in use.

The H710 is currently being used in 680I systems.

Title	,	lo du	le F	ail	ure	in	H710					Tech Ti Numbe	P . H710-TT-2
All	Pr	ocess	or Ap	plical	oility		Author	W.	Freeman	ı	Rev	0	Cross Reference
							Approval	W.	Cummins	Date			

If the module is the cause of the failure of an H710 power supply, it would be less expensive to replace the module than the whole power supply. The module is now available from the Field Service stock with a part number 29-17366.

PAGE 254	PAGE REVISION	0	PUBLICATION DATE	July 1972

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗶 16 Bit 🗶 18 Bit 😠 36 Bit 🗶	H716
	İT	ash T:-

Title	H716 POWER SUPPLY	Tech Ti Numbe		
All .	Processor Applicability	Author	Rev	Cross Reference
х		Approval H. Long	Date 08/17/72	

When replacing a "Wanlass" type H716 Power Supply due to faulty or erratic operation, specify that the replacement supply is to be the "Armour" type. These new supplies are in stock and will be segregated from the older wanlass supplies. If the stockroom is unable to provide an armour supply, a substitute wanlass will be shipped.

Title	H716 FUSES			Tech T Numbe	
All ,	Processor Applicability •	Author Jim Cudmore	Rev	ø	Cross Reference
Х		Approval W. Cummins	Date 12/12	2/73	

### WANLASS H716 - H719 POWER SUPPLIES

There is a problem with Wanlass C148A (our H716,H719) Power Supply. This unit is used in the MM8I, H916 and several other applications. Specifically, the output lines +5 and -15 more than likely contain slow blow fuses. The output fuses on the +5 and -15 should be regular fuses. This is particularly critical in the +5 volt line where the over voltage protection SCR may be damaged. This has occurred in several units in the field. The other problem in this supply is that the pass transistors are mounted in such a manner that replacing them is very difficult. It is virtually impossible to make a reliable solder joint. Wanlass's solution, which we should use in the field, is to solder the back of the printed curcuit board where the transistor leads pass through with a low temperature solder. They are using Alpha #1 Indium Alloy Solder. This has a much lower melting point than the solder on the opposite side of the board and will allow the pass transistor to be replaced without introducing a cold solder joint on the other side of the board. It is imperative, however, that the solder joint be made carefully and not too much heat applied. All units currently being received from Wanlass are being checked for the proper fuses and good solder joints.

### COMPANY CONFIDENTIAL

PAGE 255 PAGE REVISION **PUBLICATION DATE** May 1974

Title	INT	INTERMITTENT OPERATION Tech Tip Number										
All	Processor Applicability Author Bill Freeman Re				Rev	ø	Cross Reference					
х							Approval	W.	Cummins	Date 12/1:	2/73	H719-TT#1

The H716 (MM8I typical) and H719 (DW08 typical) power supplies in the field may have intermittent vibration and/or heat problems. This problem can be remedied as follows:

- The two fuse holders on the printed circuit board have rivets securing them to the board. Solder these rivets to the fuse holder.
- The primary fuse holder located on the end of the chassis must have the connector pin soldered to provide a good connection to the base of the fuse holder.
- The power lugs supplying +5V, -15V, and ground have rivets securing them to the circuit board. These rivets should be soldered to the lugs.
- 4) Two power transistors mounted on the chassis have leads extending into the printed circuit board. These leads should be resoldered so that the solder flows freely through the board and makes a good connection to the transistor leads.
- 5) The +5 volt adjustment pot may be intermittent. If by adjusting the pot and returning it to its original position, the voltage output is corrected, exchange the power supply because the problem will return. The wiper in the pot is exposed to the environment and collects garbage causing intermittent operation.

digital

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator H721

12 Bit 💢 16 Bit 💢 18 Bit 💢 36 Bit 💢

Title	H721 HARDWARE		Tech Tip Number H721-TT-1
All	Processor Applicability	Author Robert Nunley Rev Approval W. Cummins Date 07/	0 Cross Reference

When ordering an H721 to replace other types, it is also necessary to order connectors to fit the H721 outputs. They are:

1 each - 12 pin Mate-N-Lock - 12-09351-12 10 each - pins - 12-09378

001

Title	AC INPUT/PASS-ALONG	UMPERS			Tech Tip Number	H721-TT-2
All	Processor Applicability	Author		Rev	T	Cross Reference
х		Approval	H. Long	Date 08/1	7/72	

The 110 VAC 4A available on TB2-3 and 4, 5, and 6 are auto tap outputs and they should not be used to supply power to grounded devices. If the input for the H721 is 220 VAC, TB 2-3 (110 VAC) output is taken from the "source" side of the AC input and may be 220V above a real earth ground. Refer to ECO #H721-00004 for correction.

Title '	BAD FAN BEARING		H721 POWE	R SUPPLY		Tech Tip Number	H721-TT-3
All .	Processor Applicabil	ity	Author Je	ff Blundell	Rev	0	Cross Reference
Lx_			Approval F	Purcell	Date 11/	20/72	

Pamotor 4500C fans with date codes of 11/70 or 12/70 are likely to contain bad bearings.

Any fans with these date codes that fail in the field will be replaced free of charge (material only) by Pamotor, who will supply BEC with enough to cover the respective H721 shipments.

When the new fans arrive they will be put in the Field Service stockroom for issue on an exchange basis, and they will be shipped with captive nuts to get away from the difficulties experienced when trying to replace the present loose nuts.

## COMPANY CONFIDENTIAL

PAGE 257


PAGE REVISION

**PUBLICATION DATE** 

March 1973

Title	H721 ADJUSTING POTS	Tech Tip Number #721-TT-4	
All	Processor Applicability	Author Jeff Blundell Rev	O Cross Reference
X		Approval F. Purcell Date 03/	08/73

The present drawing set does not show the physical layout of the regulator board potentiometers, although the board itself is clearly labelled.



#### FIELD SERVICE TECHNICAL MANUAL Option or Designator digital 16 Bit 😿 12 Bit $\sqrt{x}$ 18 Bit 😿 36 Bit H721


Title	POWER SUPPLY FAILURE	DUE TO HEAT	Tech Tip Number	
All	Processor Applicability	Author Dennis Sullivan Rev	0	Cross Reference
		Approval Jeff BlundellDate	/74	

Fan failure or air flow restriction in the H721 Power Supply can cause excessive overheating, leading to power supply failure.

The thermostat (S1) incorporated in the H721 may be utilized to protect against thermo damage. If an older model power controller is available, for example the 841-B.P.C., the thermostat (S1) can be connected in series with the "cons Pwr Switch" as shown below. The power controller should be dedicated to the thermostat so another device or personnel cannot override the thermostat therefore damaging the power supply in an overheating situation.

Other methods for using the thermostat may be implemented if the user does not exceed the thermostat ratings, which are:

> Single-Pole, Single-Throw 30 Volts DC 6 Amps 120 V.A.C. 6 Amps 250 V.A.C. 3 Amps



n

	FIELD SERVICE TECHNICA	AL MANUAL	Option or E	Designator
digital			H724	to
	12 Bit 🛛 16 Bit 🗍 18 Bit	36 Bit [	H762	

Title		laceme 4/H724	ip H724 TT-? r							
All	Proc	plicab	oility	Author	Jim	Parker	Rev		Cross Reference	
	8E		1	1 1	Approval	W.E.	Cummins	Date	7-31-72	

If the 2N3055 transistors being installed are manufactured by RCA or Solitron this problem will not be experienced. If the transistors to be installed are manufactured by Motorola and marked DEC3055 or 2N3055 longer screws will be needed to fit the nut which holds the screw through the transistors with the collector connection tag. This is due to these transistors having a thicker base plate. The replacement screw is a 6/32 X 3/4" and two per transistor are needed.

Title	H724 (A) UL Inform	Tech Tip Number H724 TT-2			
All	Processor Applicability	Author Ken Quinn	Rev	0	Cross Reference
1	E	Approval B. Cummins	Date		

The PDP-8E power supplies are UL approved. Field conversion of power supplies from 115 VAC to 230 VAC (H724 to H724A) would nullify UL approved. It is therefore recommended that Field conversion be avoided. Also, any field modifications to H724(A), unless accomplished by following a Field Effect ECO could nullify the UL approved.

PAGE	261	PAGE REVISION	Α	PUBLICATION DATE	March 1072
		17021121101011	А	I OBLIGATION DATE	March_1973

Title		LDER - Melted Fuses		Tech Ti Number	
AII .	Processor Applicability	Author Al Deluca F	lev	0	Cross Reference
Ш	8E	Approval Jeff BlundellDate (	3/1	5/73	

Large (i.e. expanded omnibus) 8E's that are drawing more than 16 AMPS at +5 volts may show a tendency to melt their +5V fuses due to the heat build up within the fuse holder.

A better grade of fuseholder, physically interchangeable, bit with silver coated berylium sprint contacts and a grey termally conductive plastic body, is being phased in to production now, and is available from Field Service Stockroom under DEC Part Number 12-11348.

There is no intention at this time of calling for a mass field retrofit, so this tech tip may be the only field waring you will receive about this problem.

/mt

Title	11702 FOWER SUPPLY GROUNDING									Tech Tip Number H762-TT-1		
All Processor Applicability					Author	Don	Herbener	Rev	ø	Cross Reference		
	14				Approva	Don	Herbener	Date 9/23,	/74	PDP14/30-TT-1		

This Tech Tip is issued for cross reference purposes only.

CPL



### FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator H8#3 (Connector Block)

Title	288 PIN CONNECTOR BLO	CK - P/N 1205348	(Hardware) Tech Ti Numbe	
All	Processor Applicability	Author Lou Nay	Rev ø	Cross Reference
T		Approval D Viscole	Date 02/05/72	

Caution should be experienced when replacing pins in these blocks as they are supplied to us by two (2) different vendors - Sylvania and Cinch - and require different replacement pins.

The vendors and replacement pin part numbers are listed below:

VENDOR	ITEM	Part #	Catalog #
Sylvania	Outside Contact	1205348-03	H805S/set
Sylvania	Inside Contact	1205348-04	H805S/set
Cinch	Outside Contact	1205348-05	H805C/set
Cinch	Inside Contact	1205348-06	H805C/set
/mt			


digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator H851
	12 Bit X 16 Bit 18 Bit 36 Bit	
Title INTERMITT	ENT OVER THE TOP" CONNECTIONS	ech Tip <sub>H851</sub> -TT-1

All Processor Applicability Author Mike Parry Rev 0 Cross Reference

Approval W. Cummins Date 11/20/72

For a period the 50-08903 board used on the H851 over the top connector was manufactured using griplets to make the connection through the board. The griplet process can result in bad connections (anything from five (5) OHMs to open circuit), and was ECO'd out of the H851 manufacturing procedure as from September 1, 1972.

The only methods of checking are careful visual inspection under the board, using a solder sucker to clear a hole for inspection or OHM meter checking.



Also, an unknown number of connectors were assembled with the board on backwards. This gives no electrical problem, but could be confusing if you are counting pins for scoping and rely on the "A" etched on the board to find pin A. It could be pin V.

# COMPANY CONFIDENTIAL

PAGE 265 PAGE REVISION 0 PUBLICATION DATE November 1972

digital	
---------	--

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🕱

16 Bit 🔲 18 Bit I/O Termination

Title	PDP 8 I/O Termination Tech Numb									Tech T Numbe	ip r I/O-TT-1
All	Processor Applicability					ility		Author W. Freeman	Rev	0	Cross Reference
	8							Approval W. Cummins	Date 11/1	5/73	

Pulse ringing on an I/O bus may cause a variety of problems; there are three types of termination which are commonly used to minimize the effects of noise and ringing:

a) A capacitor and resistor in series which is used for pulses which are positive-going.

36 Bit (

- b) A resistor, used alone, is effective for negative-going pulses.
- c) A diode can be used where pulse amplitude reduction would result from resistive termination.

The value of the terminating component/s can be determined from the requirement that ringing be eliminated but that pulse amplitude and rise time not be reduced. Termination is always installed at the end of the I/O bus opposite the origin of the pulse. The "Skip Bus In", for example, is terminated at the CP, the end of the Skip Bus and opposite the origin of the pulse. Other pulses which often require termination are IOP's 1, 2, and 4, BT1, BT2A, and Power Clear. It is important that duplication of termination on a bus not occur; since this is most likely to happen when an option is added to a system, checking for the possibility should be made a standard procedure. There should be one set of terminators and they should be at the last device on the bus.

If the system includes a data break device, Address Accepted and Word Count Overflow pulses may require termination. If more than one data break device is used with a DMO1, Address Accepted and Word Count Overflow pulses will be generated in the CP and regeneration will occur from sources within the DMO1 logic. It is therefore necessary to check both these signals for ringing both on the CP bus at the DMO1 and on the DMO1 lines at each of the peripheral data break devices.

Termination components will be found in two mounting configurations. either attached with grip clip connectors or soldered to pins on the wiring side of the logic, or mounted on a WO28 C card which is installed in the last I/O device on the bus in the slot corresponding to the cable which inputs the IOP pulses to the I/O device.

Title											ip I/O-TT-2
All	Processor Applicability All				oility		Author W. Freeman	Rev <sub>0</sub>		Cross Reference	
	8s							Approval B. Cummins	Date 11/1	15/73	

Because PDP-85 bus drivers differ from those in the PDP-8, different termination is required. Dicdes (D664), which do not load the I/O bus drivers are used to remove politive overshoot from the pulses. The dicdes are installed with the knode connected to the pulse line which requires termination and the cathode to ground. They are usually mounted on a 6701 terminable come which is installed in the Past I/O device in the system because I is terminator is required on the Strp Bus In line.

Title	PDP-81 I/O Terminat	Tech Tip Number	I/O-TT-3		
All	Processor Applicability	Author W. Freeman	Rev	0	Cross Reference
	81       18	Approval W. Cummins	Date 11/1	5/73	

Termination is required on programmed 1/0 cables longer than 20°, and may be desirable on chorter cables. No special termination module exists for negative bus — 109 1, 2 and 4, 375 1 and 3 and HITTALIZE should be terminated with 22% ohm shunt resistors to ground. A 6717 termination module provides positive bus termination of 1% ohm shunt resistors to ground on the same signal lines; it should be inserted at the end of the bus on cable #1. If both buses are present in a system, they are electrically independent and must be separately terminated.

#### EFFECTS OF TERMINATION

	NOT TERMINATED	R AND RC TERMINATED	DIODE TERMINATED	OVER TERMINATED
POSITIVE GOING PULSES	ground		N/A	$\wedge$
NEGATIVE GOING PULSES	ground — WL_		-\m/-	~

digital	FIELD SERVICE TE	CHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit	18 Bit 36 Bit	I/O Termination


Title	MULTIPLE DRIVE SELECT	Tech Ti Numbe		
All	Processor Applicability	Author W. Freeman	Rev 0	Cross Reference
i	8 81 85	Approval W. Cummins	Date 11/15/73	

#### MULTIPLE DEVICE SELECTION

A common problem associated with I/O devices is multiple selection; an IOT is issued to select one device and another, with a differect IOT, is also selected. This is often the result of a misadjustment of IOP 4 which allows it to occur, at the peripheral device, coincident with the MB changing to the next instruction. The problem can be examined with a scope using the following program:

7ØØØ 6777 7ØØ1 52ØØ 7ØØ2 52ØØ


Sync on IOP 4 and look at pin ED on any W103 device selector module at the end of the bus. The time difference between IOP 4 and the spike (which is the ME chanding) should be 100 nscc. If the time is shorter than this, check to see that all IOP delays are properly set, then shorten IOP 4 a maximum of 200 nsec. (within a range of 800 to 1000 nsec.) until the time difference between IOP 4 and the spike is 100 nsec.



With IOP 4 adjusted for the normal 1 usec. with respect to IOP 2, the microinstruction 6766 (TCO1, clear and load status A) may produce a select error. The register is cleared, but not loaded, so that transport 8 (=Ø) is selected. Reduction of the IOP 4 delay, as described above, will resolve this problem also.

digital	FIELD SE	RVICE TE	Option or Designator KA8E		
	12 Bit 🗶	16 Bit 🗍	18 Bit 📋	36 Bit 🗌	
Title ECO IN	ERROR - M8	35-0003			ech Tip KASE TT-1

ECO M835-00003 is in error. A new ECO #M835-0004 has been generated to correct. The following sketches are correct.



### COMPANY CONFIDENTIAL

PAGE 271

PAGE REVISION

PUBLICATION DATE

July 1972

1												
AI	ı	Proces	Processor Applicability			Author	Ralph	Boehm		Rev 0	)	Cross Reference
L	8E	Ĺ			Ш	Approv	al W. Ct	mmins	Date	7-31	-72	]
	With at t	out he n	the E	CO	it i Th		t need is ne le the	more t cessary IOP wi	ll st	X EX	:o <u>C</u>	TIP
	COT	D SC	OLDER	ON	M83	5					ch Tip	
Title	COL									Nu	mber	KAGE-11-3
Title			r Applie		у	Author P	Teimer/	Toolan	Re		mber	Cross Reference
					y 	Author V				<b>≥v</b> 0		

M8350 POSITIVE I/O BUS INTERFACE

Tech Tip

KASE TT-2

d	i	g	١	ŧ	а	٠

### FIELD SERVICE TECHNICAL MANUAL

16 Bit 🗍

Option or Designator KD8E

Title	Halting During A	n Interrupt of a Break	Tech T Numbe	ip KD8E TT-#1
All	Processor Applicability	Author Ken Quinn	Rev 0	Cross Reference
l''' L		Approval 14 a	te 7_21_72	]

18 Rit

36 Rit (

This Tech Tip is written to aid the Field Service Representative when operating the PDP-8e and should not be interpreted as a malfunction.

#### A. INTERRUPT FLAGS

There are certain things which, although illegal, one may do with a PDP-8/8I/81, but not with the PDP-8e.

On the PDP-8/8I/8L flags were cleared before Interrupt Strobe Time; therefore, a flag could safely be cleared after turning the interrupt on. (This is normally not done because most users have already restored the AC.)

Sample TTY service:

12 Bit

/
/ SERVICE
/
/ ION
\*/ KCC
/ JMP EXIT

The PDP-8e clears flags at Interrupt Strobe Time due to the faster I/O cycles. As a result, the above routine would interrupt from location "\*" with a cleared (i.e. No.)flag. This would confuse the best Interrupt Scan Routines.

The solution is to follow the rules and clear the flag before the  ${\tt ION}$  command.

This holds true for all options (not just the TTY).

#### B. HALTING DURING A BREAK

Under certain conditions, it is possible to  $\frac{\text{FETCH}}{\text{same}}$  a  $\frac{\text{HALT}}{\text{diagnostics}}$  are the best example).

With a Break Request, the CPMA, MAJOR STATE, and Instruction Register are disabled at TP4.

The CP MA and EMA in the PDP-8e are updated at TP4 and the machine always stops in TS1. Therefore, under the above conditions the machine stops with the Break MA indicated. The result is one does not know at what address the machine halted.

Title	Tech Halting During An Interrupt of a Break (cont)Numb					Tech Ti	ip r KD8E-TT-1	
All	Processor Applicabil	ity	Author	ĸ.	Quinn		Rev <sub>0</sub>	Cross Reference
	8E		Approval	w.	Cummins	Date	7-31-72	

B. HALTING DURING A BREAK (continued)

Symptoms If Halted During A Break

- 1. MD = HALT
- 2. Turn front panel indicator switch to State.
- If no major State is visible (BRK or BRK PROG is on) then the above condition exists.

Best Way to Recover Address

- Depress Single Step, then continue as many times as necessary to obtain the Fetch State.
- The EM, CPMA generally would now display the address of the Halt command +1.
- C. HALTING DURING AN INTERRUPT

It is possible to Fetch a Halt, have an Interrupt Request and the Interrupt Qualified in the same cycle.

Symptoms If Halted During An Interrupt

- 1. EMA, MA = Ø ØØØØ
- 2. STATUS: ION is Lit
- 3. STATE: Execute, (IR=JMS)

Best Way to Recover Address

- 1. Push Single Step down
- 2. Hit Continue
- 3. MD = Memory Address of Halt + 1
- 4. To find EMA issue RIB instruction.

Title	DATA BREAK PRIORITY J		h Tip nber KD8E-TT-2	
All	Processor Applicability	Author R. Shelley	Rev 0	Cross Reference
	8E 8M 8F	Approval J. Blundell	Date	M8360-TT-1

A number of intermittent system problems that can be traced back to a semi-random change of the program counter have been caused by M8360 Modules not having a data break priority assigned. It is important that ever M8360 has one "A" Jumper moved to the "B" row, even if it is the only M8360 in the system. Check this point every time you P.%, or replace an M8360.

digital	FIELD SI	ERVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🕱	16 Bit 🔲	18 Bit 🗌	36 Bit 🗌	KE8E

Title	KESE NORMALIZE INS		Tech Ti Numbe			
All	Processor Applicability	Author	Dick Weimer	Rev	0	Cross Reference
^"	185	Approval	W. Cummins	Date 7-3	1-72	

#### PROBLEM:

The KESE module M8341, ECO \$999992 enables the option to clear the AFC if AC = 4999 and MQ = 9999 prior to issuing a normalize instruction, in the "B" mode of operation.

The Maindec (8E-DOLA), however, does not check this function. The following program patch will check it. MCN #8E-DOLA-2 will follow.

### Location

4741	536Ø	GO TO PATCH
4760	7431	SET "B" MODE
4761	7621	$AC \in MQ = \emptyset$
4762	733Ø	AC = 4000, $MQ = 0000$
4763	7411	NORMALIZE
4764	7440	AC SHOULD = Ø
4765	7402	NORMALIZE FAILED TO CLEAR AC
4766	7447	SRT "A" MODE
4767	5342	EXIT

Title							Tech T Numbe	* KESE TT-2
All.	Proc	essor Ap	plicat	oility	Author Dick Weimer	Rev	0	Cross Reference
			Approval W. Cummins	Date				

The Microprogrammed Instruction "Skip If Mode B" (7671) as specified in the EAE Instruction Set, does not work. If a mede check is desired, the use of the following two instructions is suggested.

7621 Clear the AC and MQ 7451 Double Precision Skip if Zero

If the mode is "B", a skip will occur.

PAGE 275	PAGE REVISION 0	PUBLICATION DATE	July 1972

Title	KESE COMPATIBILI	ry	Tech Tip Number KE8E TT-3
All	Processor Applicability	Author Dick Weimer Rev	Cross Reference
L	8E	Approval W.E. Cummins Date 7-3	1-72

- 1) For EAE to run on a four Omnibus system, the M8310 module must be at least Etch rev. B CS rev. F.
- 2) It is possible for the M8340 module (circuit rev. D and earlier) to decode an erroneous EAE instruction while in use on a four Omnibus system. This is due to the relatively high threshold value of the I.C. DEC 380 input buffer and slow rise time of the M.D. bits on the long Omnibus (ECO in progress)
- 3) a. At present it is not advisable to extend any module which transmits or receives the signals AC & MQ load, when using M8341 circuit rev. C. and earlier. Until M8341 circuit rev. D. is available use a module swap method of troubleshooting the EAE.
  - b. When M8341 circuit rev.D becomes available, it will be necessary to extend BOTH the M8300 and M8310 simultaneously when troubleshooting M8310. or M8300. All other modules may be extended individually (M833, M8540, M8341, M8330)

Title	KE8E INSTRUCTION TES	Fip er KE8E TT-4		
All .	Processor Applicability	Author Dick Weimer	Rev 0	Cross Reference
	8E	Approval W. Cummins	Date 7-31-72	

Problem: 1)

- Binary tape does not entirely match the listing.
- 2) Teletype reader will not read a tape for
- interrupt testing.
- 3) Halts defined in the document must be changed to conform to binary tape.

#### Correction:

- A new Maindec will be released at a later date.
- 2) To start the TTY reader, press any key on the teletype keyboard.
- 3) Change the following halts defined in the document:

Paragraph 5.1.1

Ø2Ø1 to Ø2ØØ Ø251 to Ø25Ø

			_	_	
d	i la	i	t	а	I

### FIELD SERVICE TECHNICAL MANUAL

12 Bit 🕅 16 Bit 🗍 18 Bit 🧻 36 Bit 🗍

Option or Designator

KE8E to

KF12

Title	KE8E EXTENDED A	ITHMETIC ELEMENT		Tech T Numbe	ip r KE8E-TT-5
All	Processor Applicabilit	Author Dick Weimer	Rev	0	Cross Reference
	8E	L/72			

Part numbers for the Read Only Memories as used on Module M8340 are as follows:

ROM #1, Ell Part Number 23-001Al ROM #2, El9 Part Number 23-002Al

Title	DLD MICRO-PROGRAMMED EAE INSTRUCTION Number										Tech Ti Numbe			
All		Pro	cesso	r App	olical	oility		Author	J.	Blundell		Rev	ø	Cross Reference
	8E	8M						Approval	W.	Cummins	Date	07/1	4/72	

Be aware that the correct code for the DLD Micro-programmed EAE Instruction is 7663.

DLD is a combination of DAD (7443) and CAM (7621) which gives 7663.

The documents in error are schedule to be reprinted as shown below:

Small Computer Handbook - approximately September 1972

Option Bulletin

- approximately August 1972

8E Instruction Card

- approximately January 1973

If you are aware of any other errors in the above publications, please send them in on a Problem Report and we will try to get them corrected by printing time.

Title	SHORT INITIALIZE								Tech Tip KK8E TT-1 Number		
All	All Processor Applicability			Author	Ken Quinn	Rev	0	Cross Reference			
	8E				Approva	W. Cummins	Date 7-3	1-72			

If a PDP-8E has a M833 Timing Generator it is possible for a peripheral to miss the Initialize pulse when powering up the processor. This can happen if the processor issues the relatively short initialize pulse before the peripheral is "up-to-power".

An indication of this problem could be "Tape Runaway". If the drive is under remote control and has unit @ selected at the time the system is powered up the tape may drive in one direction until the clear key is depressed. This problem is taken care of by the M8330 Timing Gemerator Module (the initialize is 550 ms long). If the problem is observed, the M833 should be exchanged for a M8330.

PAGE 277 PAGE REVISION 0 PUBLICATION DATE

Title	MICROPROGRAM CONFL	Tech Ti Numbe	Tech Tip Number KE12-TT-1		
All .	Processor Applicability	Author	Rev <sub>0</sub>	Cross Reference	
	12	Approval H. Long	Date <sub>8-17-72</sub>		

A software (hardware) problem has been reported in the KE12. Instructions CLA \$7801) and NMI (7411) are defined as being micro programmable. Due to a hardware problem they do not function properly when micro programmed. Hence, the instructions CLA (7200) and NMI (7411) should be used as two separate instructions.

No correction is planned for the hardware.

Title	LIF INHIBITING PUSH	J			Tech T Numbe	Tech Tip <sub>KF12-TT</sub> øø1 Number	
All	Processor Applicability	Author	HAROLD LONG	Rev	0	Cross Reference	
	12	Approval	HAROLD LONG	Date 12/2	2/72		

A recent problem revealed a possible misunderstanding in the field with the LIF instruction. Like the 8 mode CIF instruction, the Linc mode LIF instruction inhibits interrupts. But unlike CIF, LIF requires two jumps before interrupts are freed.

The problem was encountered by a customer doing an LIF/JMP sequence and then a PUSH in the new field. Since a PUSH is prohibited (by definition) when interrupts are inhibited and a JUMP had not been executed in the new field, strange things happened. The strangeness is eliminated by doing a JMP.+1 upon entering the new field.

	digital	FIELD SE	RVICE TECHNICAL MA	ANUAL 0	Option or Designator KL8E						
		12011	10 10 10 10 10 10 10 10 10 10 10 10 10 1	,							
	Title KL8E (M865	) INTERMIT	TENT PROBLEMS	Tech 1 Numb							
	All Processor A	pplicability	Author Dick Weimer	Rev <sub>0</sub>	Cross Reference						
			Approval W. Cummins Da	ate 7-31-72	1						
	M865 - PROBLEM: Some crystal clocks will not start due to circuit impedance.										
S	UPPLEMENTA	L.ACTION	Add a 10 missefaund as								
_	TAKEN	1	Add a 10 picofarad capacitor across crystal output leads.								
	ECO <u>M865 - 1</u>	CO3	Noise spike may clear restart required.	r reader ru	n, manual						
Ē	TECH TIPsc	olution:	Delete etch connection jumper from E40 Pin 8								
_	J 0830LETE		(Reference ECO M865-	ØØØØ3)							
	Title KL8E TTY	Control (M	M856,M8650)	Tech 1							
	All Processor A	pplicability	Author Bill Freeman	Rev 0	Cross Reference						

There are two (2) module types that may be used as teletype interfaces in PDP-8E's, the M865 and M8650. The M8650 may be used as a replacement for the M865 (double check the M8650 jumpers to insure they conform - referencing engineering specification A-SP-KLB-E-1).

Date

7-31-72

Approval W. Cummins

The M865 may not be used indiscriminately as a replacement for the M8650 except when the M8650 is used as the console teletype and the console device is 110 baud.

The M8650 and M8650YA modules are the same except for operating frequences. The M8650 has a crystal for 110 baud operation and the M8650YA has a crystal for multiples of 2400 baud. The part number for the M8650 crystal is 18-09880-01 while the M8650YA crystal is 18-09880-02. In emergency situations, the boards may be exchanged merely by changing the crystal.

### COMPANY CONFIDENTIAL

PAGE 279 PAGE REVISION 0 PUBLICATION DATE July 1973

Title	FAULTY I.C. ON KL8E	Tech Tip Number	KL8E TT-3			
All	Processor Applicability	Author	Bill Freeman	Rev	ø	Cross Reference
	8E	Approval	W. Cummins	Date 7-3	1-72	

If converting M8650 to a M8650YA or experiencing garbled data on a M8650, insure the I.C. E22 (74193) is not manufactured by National. Replace this chip withone manufactured by Texas Instruments to correct the problem.

ľ	itle	KL8E Device Codes (M8650)							KL8E TT-4
1	AII .	Proc	cessor A	oplicat	oility	Author Bill Freeman	Rev	0	Cross Reference
L	8	E		1		Approval W. Cummins	Date 7-3	1-72	

The KL8E (M8650) has jumper selectable I/O device codes. Unless the customer requests, or the system configuration requires a deviation from standard, the select codes will be 03-04 for console and 30-31, 32-33, 34-35, 36-37 for added units. The device codes for TSS8E and EDU systems configured by production will be:

KL8E#	KL8E Device Code
0 (console)	03/04
1	40/41
2	42/43
3	44/45
4	46/47
5	34/35
. 6	11/12
7	30/31
8	32/33
9	50/51
10	52/53
11	54/55
12	56/57
13	70/71
14	36/37
15	72/73
16	74/75

If a KL8E is to be a field add on, the option will be delivered with device code  $03/04\,.$ 

Reference pages 12, 13, 14, and 15 of the KL8E engineering spec in the PDP-8E print set to change or check the jumpers.




### FIELD SERVICE TECHNICAL MANUAL


Option or Designator KL8E

12 Bit 🗵 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

Title	M8650, PRINT CORR	Tech Ti Numbe		
All .	Processor Applicability	Author Ken Quinn	Rev <sub>0</sub>	Cross Reference
1 1		Approval W. Cummins	Date 7-31-72	

Some M8650, C.S. Rev. A prints were shipped without the hand made change added to the circuit which would make them C.S. Rev. B. The change to the circuit is shown below.





## COMPANY CONFIDENTIAL

PAGE 281

PAGE REVISION

Α

**PUBLICATION DATE** 

December 1972

Title	CHECKSUM ERRORS OF	Tech Tip Number KL8E-TT-6	
All ,	Processor Applicability	Author Mountain View F/S Rev	0 Cross Reference
81	E. 8M 8F	Approval J. Blundell Date 12/0	7/72

Intermittent errors when reading in long binary tapes can often be cured by installing a logic change described in ECO M8650-002. (The ECO is a one year old phase in ECO which has not yet been implemented in Production.)

The relevant portion of the ECO reads as follows:

Problem: Gradual frequency drift of incoming data relative to receiver clock allows logic hazard to occur in receiver shift register under worst case IC combination.

Correction: Guarantee E6/E10 shift register is allowed proper setup time by cutting Etch at E11 pin 9. RUN JUMPER E11 pin 9 to E4 pin 6. Cut Etch at E7 pin 10. RUN JUMPER E7 pin 10 to E4 pin 8. ADD JUMPER E3 pin 5 to E12 pin 9.

This correction applies only to Etch Rev. C boards and is already represented graphically on Rev. C and later circuit schematics.

Modules shipped to date have CS Rev. D stamped on their handles, BUT DO NOT INCORPORATE THE ABOVE CHANGE.

digital	FIELD SE	RVICE TE	Option or Designator KL8E		
	12 Bit 🗶	16 Bit 📗	18 Bit 🗌	36 Bit 🗌	

Title	ECO HISTORY AND EX	KL8E-TT-7			
All	Processor Applicability	Author Jeff Blundell	Rev	A	Cross Reference
	8E 8M 8F	Approval Frank Purcel 1 Dat	e 02 /	/23/73	

The M8650 was production released at CS Rev. A, Etch B, and has had six ECO's to date. One of these (ECO #2) was a phasein ECO that is only just starting to appear on the field, although it did correct a logic problem that could cause checksum errors when reading long tapes.

This phasein has led to some confusion in the numbering of the various circuit schematics, and below is a summary of the ECO's to help you understand where we are today.

ECO #	<u>cs</u>	ETCH	
	A	В	Product Release
1	В	С	Mandatory. Reworks 20MA output circuit
2	C ;	D	(1) Corrects receiver buffer logic (2) Corrects drawings (3) Adds 2400 baud lugs (4) Adds diodes to EIA chip supply
3	D	D	Mandatory. Changes IOT decoding enabling level to ground.
4	E	D	Changes IOT decoding enabling level to MD decode.
4A	E	D	Mandatory only if ten or more KL's on system.
5	В1	B or C	Adds parts 1 and 2 of ECO #2 to boards with ECO's 1 and 3. Field retrofit only when having read in problems.
6	El	B or C	Updates Bl CS to El to include ECO's 4 and 4A when needed on field.

Be aware that many boards without ECO \$2 (i.e. etches B and C have been shipped by production (both US and Galway) but with ECO's 1 and 3 and have been called CS Rev. D. Galway requested special drawings to reflect the situation and were told to call them B1 and an ECO was promised. That ECO was never written, and ECO\$5 that DOES create B1 ALSO includes parts of ECO \$2. This means that prints sent out on Galways B1 waivers will not agree with the machine until ECO \$5 has been implemented.

Title	TTY STATIC NOISE P	Tech Tip KL8E-TT-8	
All	Processor Applicability	Author Don Herbener Rev	A Cross Reference
		Approval Frank PurcellDate 03/2	29/73

There is a static TTY noise problem which is particularly noticeable on multiple TTY user 8E and 8M systems such as EDU-Systems. Engineering has come up with a static filter kit available under part number H7001. Order one kit plus X number of additional TTY line filters for each additional TTY that is on the system.

Titl	e INCORRECTLY WIRED TTY	Tech Numi		
All	Processor Applicability	Author Chris Norris Re	w 0	Cross Reference
		ApprovalFrank Purcell Date 2	/5/74	

There is a possibility that several TTY cable assemblies 70-08360 which are incorrectly wired have found there way into the field.

The mistake is that the following two wires are being interchanged.

Mate-N-lock	Burg: Conn.	Signal Name	Color	
P1-4	P2-EE	Reader Run. (20 ma)	Black	
P1-2	P2-KK	Serial out (-20ma)	Black	

The result is that R9 will burn on the M8655. As both wires that are in error are black and the TTY appears to operate normally for a considerable time, the problem is not readily apparent.

To check for the problem on either module, monitor Pin EE of Jl with a scope while the TTY is printing. If the voltage is stable then the cable is wired correctly.

Title	KL8-	EA Inc	ompat:	ible	With 113B Modem		Tech Tip Number	KL8E-TT-10
All	Processor Applicability			ty	Author Sedgwick/Sweeney Rev		0	Cross Reference
	8E 8	F 8M			Approval F. Purcell Date	2-2	8-74	

### KL8-EA INCOMPATIBLE WITH 113B MODEM

Some difficulties have arisen when attempting to connect a Bell 113B series Modem to a KL8-EA.

The problem sympton shows up as the signal line "FORCE BUSY" (from the Modem) being held true at all times. This occurs because the line that carries "FORCE BUSY" is tied to ground (pin "C") when the BCGIV cable plugs into the M8650.

The pin assignments on the M8650 were arrived at from EIA Standard RS-232-C. At that time, modem pin 25 was unassigned. Further, this particular circuit (circuit "CN" in the 113B Modem) is a customer option. According to the 113B Manual it can be disabled internal to the Modem.

p.284 If problems are encountered in this area, it is recommended that the customer be informed that he needs this modification.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗵 16 Bit 🗌 18 Bit 🔲 36 Bit 🗍	

Title INCORRECTLY WIRED TTY CABLE ASSEMBLY  Tech Tip Number KL8J-							
All Processor Applicability	Author Chris Norris Rev	g Cross Reference					
8E 8M 8F	Approval Frank Purcell Date 2/5/	74 KL8E-TT-9					

This Tech Tip is issued for cross reference purposes.

Title	Title KL8-JA JUMPER CONFIGURATION IN									
All	All Processor Applicability				ility		Author Bill Eash	Rev	0	Cross Reference
	8E						Approval D. Staupe	Date		DS300-TT-2

Cross Reference Purposes Only.

	FIELD SE	RVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit [X]	16 Bit 18 Bit 36 Bit	KM8E
L	1.2 Bit (A)		<u>'</u>
Title Time Share	Clearing	User Mode Flip/Flop	Tech Tip KM8E TT-1 Number
All Processor A	pplicability	Author Robert Shelley Rev	O Cross Reference
8E		Approval W.E. Cummins Date 7-3	1-72
Problem:			
		ble to manually clear the "U:	
(except by to	irning powe	r off and on) on M837 module: stamp indicates the module ha	s at etch Revision B,
circuit sche			is been been to
This is becau	ise most of	ECO M837-00001 (circuit scho	ematic Revision C)
was never in	stalled on	these modules. When Revision	C is fully
		'Buffer' (labeled "DB" on particle to be load-address key. (The ex	
key clears th			ttended Ivad-address
Povision C or	nd D nmints	are correct but the following	a changes must
		f it's etch revision is B.	ig changes must
The steps be	low refer t	o the drawing that follows:	
1. Cut	etch at El	9-6, side 2.	
2. Cut	etch at El	9-5, side 1.	
3. Cut 4. Cut	etch at El	9-4, side 1. 9-4, side 2.	
5. Add	jumper fro	m E19-6 to E29-3.	
6. Add	jumper fro	m E23-11 to E29-6.	
		m E29-5 to Feed-through shows m E19-4 to Feed-through shows	
9. Add	jumper fro	m E19-5 to feed-through shows	on the drawing.
		m E19-8 to feed-through shows	
		m E29-4 to feed-through shows 0-11, side 1.	on the drawing.
		m E40-11 to E25-9.	
Modules at e	tch revisio	n C are already correct. Re	f. ECO M837-99003.
	SUI	PPLEMENTAL ACTION	
		TAKEN	
	XIE	co M837 007	
	===	MCN.	
		TECH TIP	
		BSOLETECANDAI	YY CONFIDENTIA

PUBLICATION DATE

July 1972

PAGE


287

PAGE REVISION

0

Title TIME SHARE CLEARING USER MODE FLIP-FLOP (Continue Number RM8E-TT-1

All Processor Applicability Author Robert Shelley Rev 0 Cross Reference Approval W. Cummins Date 07/31/72



Page 288

## FIELD SERVICE TECHNICAL MANUAL 12 Bit X

POWER FAIL OPTION (M848)

Option or Designator KP8E

16 Bit 18 Rit 36 Bit

> Tech Tip Number KP8E-TT-1

6/01/72

Processor Applicability Ken Ouinn Author Cross Reference Rev 8E Approval W. Cummins Date

If a PDP-8E has an M8330 Timing Generator and a power fail option, KP8E, the power fail module should be either an M848 CS. Rev. F. or later, or an M8480.

	M833 Short Init**	M8330 Long Init**
M848F*	$\vee$	
M8480		

- All M848's should be ECO'd to CS Rev. F or later
- \*\* Generated by Power OK.

Title	KP8E (M848), Proper Jumpers	Tech Tip Number	KP8E-TT-2			
All .	Processor Applicability	Author	Ken Quinn	Rev	0	Cross Reference
$\Box$	8E	Approval	W. Cummins	Date 6/01	/72	

Due to the design characteristics of the PDP8/E, the Power supply (H724) may be providing power to many different "option" modules. The M848 module has three (3) pairs of jumpers on it to select the correct thresholds, which will vary with the load, for each particular configuration. Also, they may be used to help compensate for poor line voltage conditions (E.G. 95 to 105 VAC).

For example; if a PDP-8E has many modules plugged into its OMNIBUS and there is a loss of AC power, the DC voltages will decay faster than they would if it was a basic PDP-8/E. Therefore, the power fail threshold may need to be set higher for a "Larger" PDP-8E.

/mt

Title

								Tech Tip Number	KP8E-TT-3	
All	All Processor Applicability				'	Author Ken A	sbury	Rev	0	Cross Reference
				Approval F. Pr	urcell	Date 11/20	1/72	DK8E-TT-3		

Title	INCORRECT INSTALLA	Tech Tip Number		
All		Author Len Rogers	Rev	Cross Reference
All	8e 8m 8f	Approval J. Blundell	Date 3 May 73	

A number of M848 (Power Fail Option) have recently been seen in depot repair and in the field with ECO M848-0014 installed incorrectly.

The wires affected should run from El3 pin 2 to El3 pin 12 and El3 pin 3 to El3 pin 11. The bad modules may have one or both of the wires to pins 11 and 12 connected to pins 12 and 13 respectively.

Bad modules will fail test 4 of the KP diagnostic.

#### To summarize:

ECO M848-0014 called for the addition of three wires.

From To
E13 Pin 1 CU 2
E13 Pin 2 E13 pin 12
E13 Pin 3 E13 pin 11

This ECO brings the board up to C.S. Rev. R, is mandatory on systems without a programmers console, and depends on the installation of free up the gate at E13 which it makes use of.

# COMPANY CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

digital FIELD SE		FIELD SE	RVICE TECHNICAL MANU	AL 0	ption or Designator
12 Bit 🔀			16 Bit   18 Bit   36 Bit		KV8I
Title G785/MC8L/KP8L COMPATIBILITY Tech Tip Number KP8L-TT-1					
All	Processor	Applicability	Author Art Newbery Re	ev 0	Cross Reference
	8L		Approval Frank PurcellDate 0	7/31/72	MC8L-TT-1
				7= -	
Title	KT12 VS OT	HER OPTIONS	(IOT CONFLICTS)	Tech Ti Numbe	
All	Processor	Applicability	Author Re	rv	Cross Reference
	1, 1 1 1	1 1 1	Approval Harrold Long Date 8/	17/72	

'The IOT for DECtape TCO1 conflicts with PDP-12's KF12. The PDP-12 will probably never have a TCO1 option. There is, however, an IOT conflict with some of the "8" diagnostics the PDP-12 user.

The following is a list of conflicting diagnostics and their location to be changed to on NOP (7000).

		LOC	OLD	NEW	
DF32 Diskless	MAINDEC-08-D5BC	1351	6762	7000	
Time Share Hardware Exerciser	MAINDEC-T8-D8BB	26 32	6771	7000	
LE8/LPO8 Line Printer Test	MAINDEC-81-D2AC	3116	6762	7000	

Title	ip r <i>KV8-TT-</i> 1			
All	Processor Applicability	Author Al Shimer	Rev <sub>0</sub>	Cross Reference
$\Box$	8	Approval Dave Starratt	Date 1/74	VT01-TT-1

Title	611 Scopes		Tech Ti Number	
All	Processor Applicability	Author R. Nunley	Rev 0	Cross Reference
8's		Approval W. Cummins	Date 7-31-72	

Some older Tektronix 611 scopes have a potentially disastrous flaw. The leads on the secondary of the high voltage transformer do not have sufficient insulation to withstand long usage and will break down and short the cathode voltage (leads 8  $\S$  9) to ground. To cure, unsolder leads 8  $\S$  9 from the ceramic strip, cover those leads with a heavier teflon spaghetti then resolder to the same spots on the ceramic strip.

Title	KV8I Problems	Tech T Numbe	ip er KV8I-TT-2	
All	Processor Applicability	Author R. Nunley Re	ev o	Cross Reference
1 1	81	Approval W. Cummins Date		

An error in the Add/Delete lists for ECO's 81-99921 and 99936 has resulted in the introduction of peculiar problems into the KV8I. Some KV8I's have left the plant improperly wired.

> The error: ADD D1@E2 to E@9L2 Correction: ADD E@9V1 to E@9L2

A jittery presentation on a VT $\emptyset$ 1 may be the result of a faulty ground between the VT $\emptyset$ 1 and the  $\emptyset$ 1. It is probable that the situation can be improved or corrected by plugging the VT $\emptyset$ 1 into the  $\emptyset$ 1 power supply or in any DEC option.

PAGE 292	PAGE REVISION 0	PUBLICATION DATE	July 1972

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator KW12A
	12 Bit X 16 Bit 18 Bit 36 Bit	RWIZA

Title	TESTING KW12 ECO'S	Tech T Numbe		
All Processor Applicability		Author	Rev 0	Cross Reference
	12	Approval & Long	Date 9/14/72	

Two recent ECO's, EM12-00019, EM12-00020, involving the KW12 provide solution to program sensitive hardware glitches. In the case of the KW12, the fix should be tested with the following equipment:

- An Oscilloscope -- Tektronix Type 454
- 2. A Signsl generator 1 KHz to 300 KHz
- 3. A simple program

CT-A TAD KØ1ØØ /CONSTANT + (0100) CLEN /ENABLE CHAN 1 INPUT CLA TAD K6ØØØ /CONSTANT = (6000)/SET RATE = CHAN 18 INPUT CLLR CLCA /READ COUNTER TO AC JMP - . - 1 /LOOP KØ1ØØ, Ø1ØØ кброр, брор

The following procedure should be used to test the KW12 ECO's

Turn the PDP-12 off (turn the power fail option off also).
 Turn the PDP-12 on and, before touching any console keys attach a scope probe to D24, pin R1.

With the sweep rate set to 0.2 usec/div and the vertical range set to 2 v/div, the following pulse train should be observed



- 3. Start the test program.
- Attach the signal generator to channel 1 input of the KW12 and set sine wave output to at least 3v pp with a rate of 1 kHz
- 5. Turn the channel one slope knob to both the + and settings. Counting should be observed in the AC. If counting fails with the slope selector in that slope position, the front panel ECO was incorrectly installed or the precision power supply is failty.

Title	Title TESTING KW12 ECO'S continued			F KW12A-π-1
All	Processor Applicability	Author	Rev 🕖	Cross Reference
All	1/2	Approval H. Long	Date	

- 6. With the slope control set to + or -, increase the frequency of the signal generator slowly to 120 KHz. Tha AC should continue to change very rapidly. This test should be allowed to run for five minutes with the signal generator set to 120 KHz.
- 7. If the AC stops changing at any time, except when switching ranges on the signal generator, and can't be restarted by adjusting the KW12 threshold control, (without touching the console switches), either ECO's were not correctly installed or the M719 in slot F20 or the M503 in slot F23 is faulty
- The M719's and the M503's should be interchanged and the test repeated.

Title	WIRING ERRORS		Tech T	KW12A-TT-002
All	Processor Applicability	Author	Rev 0	Cross Reference
	121	Approval A. Low	Date 9/14/72	

Problems encountered on the KW12 installation of PDP-12's prior to memory section 194 may in part be caused by incorrect wiring from slot F25 to the clock control. Below is a list of the wiring runs for a Rev. F memory frame. If the wire panel is a Rev. E or earlier, verify all clock wiring with this list.

Name	FROM	TO
CLEA F25Al	F25A1	F23H2
CLEA F25Bl	F25B1	F23H1
CLEC F25C1	F25C1	F24D1
GND 25	F25C2	F25T1
CLEC F25D1	F25D1	F24E1
CLEB F25E1	F25E1	F23K2
GND 25	F25F1	F25T1
CLEB F25Hl	F25H1	F23K1
CLEC F25J1	F25J1	F24H2
CLEC F25Kl	F25K1	F24H1
CLEA F25L1	F25L1	F23J2
CLEB F25Ml	F25Ml	F23L2
CLEC F25N1	F25N1	F24J2
GND 25	F25R1	F25F1
GND 25	F25T1	E25T1

	FIELD SE	RVICE TE	CHNICAL	MANUAL	0	ption or Designator
digital					_ K	W12A
	12 Bit X	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌		
					Tech T	in
Title DIFFERENT	WAYS OF US	ING AND PR	OGRAMMING	KW12A	Numbe	<sup>ip</sup> KW12A-TT-3
Processor A	pplicability	Author		Rev	0	Cross Reference
		Approval //.	Long	Date 9/14	/72	

Different ways of using and programming the KW12A are shown up glitches and errors in the clock circuitry. The problems are noted as follows:

- 1. When running at the higher clock rates and short overflow intervals such as at every 20-60 usec, the pulse that occurs when reaching the desired count and causing counter overflow shifts in time. This is caused by a glitch on the clear line of CLR count F/F which is too narrow to clear the flop but is wide enough to cause the "O" side output to have a spiked output which is seen by the counter as a valid count, which causes overflow too soon. This seriously affects the AIP-12.
- 2. When operating in mode 3 when an event occurs the counter is tranfserred to the buffer and the counter is cleared. If counter bit ff were set prior to clearing, it generates a false overflow. The overflow F/F detects this as a valid complete counter full overflow. This could mess up customer programs badly.
- The positive and negative sync inputs cause the opposite slope to be synchronized on. The threshold polarity is correct as marked but does not cover the full range of defined input signal voltages.

These problems are corrected by ECO EM12-9955

Title	ECO	PROBLEMS			Tech T Numbe	ip KW12-TT-4 r
All	Pro	cessor Applicat	oility	Author	Rev 0	Cross Reference
	12			Approval H. Long	Date 9/13/72	

After installing ECO EM12-0055, the following software will not operate correctly:

- 1. KW12-A Maindec 12-D8CC will not run.
- 2. KW12-A onlinctapes up to and including DEC 12-D7AG-U0 will not run
- 3. The clock demo on linctapes up to and including DEC-12-UXZC-U0 will
- Customer software using Ø CLK A CNT ØØ to set the overflow flag will be affected.

May not operate correctly:

Customers software that uses the Schmidtt trigger inputs.

Will operate correctly:

- KW12-A Maindec 12-D8CD.
- Linctapes DEC 12-D7AH-U0 or higher

## COMPANY CONFIDENTIAL

PAGE 295 PAGE REVISION 0 PUBLICATION DATE October 1972

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🕅 16 Bit 🕅 18 Bit 🕅 36 Bit 🕅	LA30

Title	Off-Line Testing of	the LA30		Tech Tip Number	LA30 TT-# <sub>1</sub>
All	Processor Applicability	Author <sub>Cloutier/Walker</sub>	Rev (		Cross Reference
x		Approval W. Cummins Date	07/3	1/72	

To ckeck out LA30 off-line (locally) you have to place a jumper from A15R2 to ground. This jumper is located on the M7712 module which qualifies key board in to work. Also, let it be known that the first slot to the left of the wire frame is slot A and B05 respectively.

Title	LA30 HEAD INSTALLATION	Tech Ti			
AII .	Processor Applicability	Author	Rev	0	Cross Reference
x		Approval H. Long	Date 8/2/	72	

On the initial start-up of an LA30 head, some solenoids may not print immediately. This condition comes about when the head has been sitting idle for a long period of time. In most cases the solenoid will free itself during normal printing but if it doesn't it may have to be freed by hand. To free the solenoid by hand, proceed as follows:

- Turn off the LA 30 power
- With paper and ribbon in position and the platten closed, insert the end of a paper dlip through the hole in the rear of the solenoid and push gently against the solenoid spring.
- 3. Remove paper clip.
- 4. Check to make sure solenoid wire is not sticking in the ribbon.
- 5. Turn on LA30 power and print.
- Once the solenoid starts printing run the head continuously for a minimum of two passes of the LA30 diagnostic.

NOTE: The longer the head is run there is less chance of this happening again.

PAGE	297	PAGE REVISION	0	PUBLICATION DATE	July 1972	

						CPI		
	n a n	FIEL	D SI	ERVICE TECHNICAL MANUA	AL C	ption or Designator		
d i g i	t a l		5		ᅴ	LA30		
L		12 Bi	t 🗵	16 Bit K   18 Bit X   36 Bit	K)			
Title pre	~	. 5211		- Recall	Tech T	ip		
DE	rocessor A					LA30-TT-4 Cross Reference		
All , , "	rocessor A	i I	l	Author Bryan Dungey Re		Cross Reference		
X				Approval Ed Dorr Date 09	-05-72	<u> </u>		
wi a: i: Ti a:	We have discovered that one shipment of DECwriter ribbons, which were over inked, were put into stock sometime around the first of the year. The ribbons can be identified by the lot \$35 which is printed on each ribbon carton.  These ribbons will smudge badly and should be recalled from all field stock areas. Maynard and Westfield Stockrooms							
	S ON S			purged. 8E MAINDECS BECAUSE OF NO	Tech Ti			
Pro	cessor Ap	plicabili	ity	Author Daryl Rickards Rev	0 1	Cross Reference		
All	1 1	1 1	1	Approval J. Blundell Date 09/	20/72			
In In Ra Ba EA	structi structi ndom DO sić JMI E Inst	ion Te ion Te CA P-JMS Test	est 1 est 2	on to the property of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of the Assertion of t	from g from g from g from g	# #297 to #32# #297 to #32# #297 to #32# #297 to #32#		
Title LA3	0 INTER	MITTE	NTLY	STOPS PRINTING	Tech Tip			
	cessor App			Author J. Blundell Rev	0	LA30-TT-6 Cross Reference		
x				Approval F. PurcellS PS EM	DECEMBER			
PROBLEM CAUSE: Right margin switch (N/O contacting into M113 pins H1 and J1 at A17.  Cure: Add a jumper A17 H1 to A17 U FCO (130 078)  There will shortly be an ECO to make his a retrorit.  TECH TIP								
				2 21 THE MEDITE, ETC.	Te <u>ch Tir</u> Number	<u>ь мэч-тэ</u> г		
All I	cessor App	oncabilit !!	y	Author Davis/Barnett Rev	0	Cross Reference		
х				Approval W. Cummins Date 11/	20/72	LK01-TT-1		

Title	APPARENT LINE FEED	PROBLEMS IN 50 Cycle Land	Tech Tip LA30-TT-8
All	Processor Applicability	Author Klaus Wunderlich Rev	Cross Reference
x		Approval W. Cummins Date 01/2	3/73

Some LA30's in the Munich area have been found to be wired for 220 volts 60 cycles, resulting in a hot power supply, and low unregulated D.C. output voltages. We have seen this to cause line feed problems.

There is a jumper from the 2mfd resonating capacitor to the transformer that selects the correct circuit to match the power frequency.

Capacitor to Tag 9 - 50 cycles/second

Capacitor to Tag 10- 60 cycles/second.

Title	CARRIAGE RETURN TIME	Tech T Numbe	ip r <i>LA30-TT-9</i>	
All	Processor Applicability	Author Carl Cline	Rev o	Cross Reference
x		Approval W. Cummins	Date 02/26/73	

The carriage return time IFFOLDIA 100 ms or less. However it appears that only remail percentage of the G936 accelerator and achieves in acceptable time. This is due to the character following a carriage of the G936, and will result in a loss of the second character following a carriage Cheturn.

An ECO will be is TECHOFP to resolve this problem. In the mean time additional fill characters may be added following a CR.

OBSOLETE

Title	LACK	OF	FUS	ING	ON	THE	LINE	FEED	CIRCUIT	s	Tech Tip Number	LA30-TT-10
All	Pro	cesso	г Арр	licabil	ity	Au	thor	Carl	Cline	Rev	0	Cross Reference
x						AF	proval	W. C	ummins	Date 02/26	5/73	

This problem causes the line feed resistors to smoke on the which can damage the board as well as be embarrassing to the customer. ECO 8 was generated to correct this.problem, however, the value specified (2½ amps) is too large so a 1½ amp slow blow should be used.

dhannan Field	SERVICE TECHNICAL MANUAL					
12 Bit	X 16 Bit X 18 Bit X 36 Bit X	LA30				
Title LINE FEED PROB	LEM	Tech Tip Number LA30-TT-11				
All Processor Applicabilit	Addition Call Cline	0 Cross Reference				
x	Approval W. Cummins Date 02/2	3/73				
The LA30 line feed problem is The LA30 line feed problem is The LA30 line feed problem is The LA30 line feeds and as a result overprint the previous line. ECO #71 was generated and kits #AKEN lable from the Field Service Stockroom.    CO						
Fitle SENSITIVE PAPER OUT SWITCH Tech lip LA30-TT-12						
All Processor Applicability	Author Carl Cline Rev 0	Cross Reference				
X	Approval W. Cummins Date 02/26	/73				


This problem causes the machine to either think it is out of paper when it isn't or that it has paper when is doesn't. The only adjustment provided is the clearance hole of the microswitch, it therefore becomes necessary if the hole is not great enough to forceably bend the actuating arm.

Title	SETTING LEFT AND RIG	Tech 1	Tech Tip LA 30-TT-23 Number	
All .	Processor Applicability	Author Carl Cline	Rev 0	Cross Reference
x		Approval W. Cummins	Date 02/26/73	1

When the left-hand margin is properly set, the right hand margin will be set automatically. To adjust the margins, proceed as follows:

- Observe location of switch (left hand), to see if the lever on the switch will hit the carriage at the correct attitude.and accuate the switch in the center of the 45° angle. See attached sketch for correct setting.
- Prepare a length of paper from the LA30 paper supply by drawing in a reference line in pencil or ink 0.0750 ± 0.010 inches in from the left hand sprocket hole center line. (Figure 5-7)
- 3. Using this paper, the margin in the printer will be set correctly when the left edge of the character "E" printed in the first position after a carriage return coincides with the center of the reference line.
- 4. The position of the first character is adjusted by loosening the splined set screw on the drive pulley and then rotating the drive pulley on the shaft extension to correct the error found in step 3. Retighten set screw to at least 14 inches/pounds before testing.
- If the above conditions cannot be met, it is probable that the left-hand margin switch is damaged, worn, or improperly mounted. Readjust or replace the switch and repeat steps 2 and 3.
- CAUTION: Check to see if set screw on timing belt pulley is stripped or loose. This also causes similar problems as Step 4. If so retighten or replace.

CC:mt






Figure 5-7 Checking Left Margin

Title	SETTING LEFT AND RIG	HT MARGIN (Continued)	Tech Tip Number  LA30-TT-13
All	Processor Applicability	Author Carl Cline Rev	O Cross Reference
A"		Approval W. Cummins Date 02/	27/73




Figure 5-9 Stepping Motor Removal

# COMPANY CONFIDENTIAL


d i

Title All X

	The spe	e G936 clock accelerator does not meet the 300 ms carriage return ac required by the LA30.
	Cor	rection: Add three potentiometers to adjust high speed ramp, low speed ramp and high speed running rate. (ECO G936-00002)
	Fol pot	lowing is the adjustment procedure required for setting these three .s.
	1.	Place the modified G936 on an extender board.
	2.	Stall the print head by switching motor circuit breaker "OFF" while unit is running.
	3.	Place the scope probe on S2 of G936 module. Depress head warning switch (second micro switch from left) and adjust R7 (100K bottom pot) to result in 3.0 milsec between pulses.
	4.	Release warning switch then adjust R4 (5K middle pot) for 550 usec between pulses.
		550
	5.	Switch main frame power off. Adjust R15 (5K Top pot) fully clockwise. Turn on motor breaker then switch main frame power on.  Trigger sweep on G936 S2 then place second probe on C2 + (2.2uf CAP) on G936; while unit is printing adjust R15 for a negative going ramp of 55.0 milsec.
	6.	Check time of PRINT INH L on M7710 (Al2-S2) to be less than 300 milsec.
5		SUPPLEMENTAL ACTION
		TAKEN  ☑ ECO <u>G936 &gt; 062</u> ☐ MCN
5		TECH TIP
9		OBSOLETE
	PA	GE 305 PAGE REVISION PUBLICATION DATE

gital	FIELD	SE	RVICE TE	. 0	Option or Designator				
	12 Bit	X	16 Bit 🗓	18 Bit 2	[]	36 Bit X	1	LA30	
ADJUSTMEN							Tech T Numbe	ip F LA30 TT-14	_
Processor A	pplicability		Author C. C	line		Rev	n	Cross Reference	_
			Approval $W$ .	E. Cummi	ns l	Date 5/31	./73	G936	
he G936 cl pec requir	ock acce ed by th	eler ne L	ator does	not meet	th	ie 300 ms	carr	iage return	
orrection:	ramp,	low	potentiom speed ram -00002)	eters to p and hi	ad gh	ljust hig speed ru	h spe	eed rate.	

Title LA	30 11 Family interc	Tech Ti Numbe		
All	Processor Applicability	Author John Alston	Rev ø	Cross Reference
11's		Approval B. Dimbat	Date 6/1/73	



# **COMPANY CONFIDENTIAL**

(Red)

Dist. Panel

BC04-R


DJ11 - H317 A

XMIT

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🛛 16 Bit 🗵 18 Bit 🗵 36 Bit 🗵	LA 30

ĺ	Title LA30 11 Family Interconnec	rtiens	Tech T	
	Drossess A C I'll	Author J. Alston	Rev g	r LA30-TT-15 Cross Reference
l		Approval B. Dimbat	Date 6/1/73	

## 2. EIA Level



PAGE	307	PAGE REVISION	ø	PUBLICATION DATE

Title	LA30 - LINE FEED AD.	JUSTMENT		Tech Tip Number	LA30-TT#16
	Processor Applicability	Author V. Erdekian Approval J. Sarasin	Rev Date 12	ø /20/73	Cross Reference

## Appendix I

## PROCEDURE FOR ADJUSTING LINE FEED SOLENOID

SUMMARY: Find a range of values within which the line feed solenoid operates properly (diagnostic test passes).

Use the center of the range for the final adjustment.

## DETAILED PROCEDURE

- On line feed solenoid, loosen adapter locknut. (Index #79 in IA30 manual, figure A-l.)
- With solenoid in rest position, rotate the solenoid armature (CCW as viewed from top) until the tooth of the pawl contacts the ratchet tooth. Mark a reference line on the solenoid and armature.
- Back the armature off (CW) 3/4 turn and lock it in place with the locknut.
- 4. Run part 2 of the line feed quality test in the exerciser test\* and note if it passes the test. If it does (see note at end of section). If it does not pass the test, then do the following:
  - a. Loosen locknut
  - b. Back armature (CW) 1/8 of a turn
  - c. Run diagnostic test

If it does operate properly this is the lower limit of your range; if not, keep testing at increments of 1/8 until you find the first place where it operates properly. (Note this as your lower limit.)

 Having found your lower limit, at increments of 1/8 CW, apply the diagnostic test until it stops operating properly (this is the upper range of acceptance).

## (Page 12 intentionally left blank)

PAGE 308 PAGE REV	ISION	0	PUBLICATION DATE	March	1974

d i g	ital	FIELD SE	RVICE TECHNICAL	MANUAL	Option or Designator
		12 Bit 🗽	16 Bit 🗶 18 Bit 🗶	36 Bit 🗶	LA30
Title		FEED ADJU	JSTMENT	Tech 1 Numb	
Ali X	Processor A	pplicability	Author V Erdekian Approval J.Sarasin	Rev <sub>g</sub> Date 12/20/73	Cross Reference

Finally, adjust armature at the halfway distance between operating limits that were found.

NOTE: Turn armature back CCW at increments of 1/8th turns and do the diagnostic test until it is not operating properly (this is your lower limit now). Go to step 5 and continue.

\*Note: Maindec 08 DHLLA-B, Decwriter (LA30) control-exerciser test. For an 11 system toggle in program given in Appendix III. The diagnostic for the 11 system is being updated to include the new test.

In a PDP-15 system use MAINDEC-15-DZLAA-B, LA30 diagnostic as follows:

- Set ACS 03 and 05 = 1
   Set ACS 15 = 1 if 300 baud
   Set ACS 16 = 1 if LA30P
- Start program at 202. When the line feed quality test
  begins, raise ACS 02 to lock onto this section, and
  proceed with your adjustments. (The IFQ test is preceded
  by 80 column margin and carriage return tests. Either
  of these may be aborted by typing "Control C").

_				 					Tech Ti	
Tit	le			 ED	4 D T	HC T	MENT		Number	
<b> </b>		Proc	ESSO				Author V Emlekian	Rev	ø	Cross Reference
All	- 1	1					Approval J Sarasin	Date 12/	20/73	

TECH. TIP

LA30 Line Feed (L/F) adjustment.

NOTE: This adjustment is for LA30's using one or two part paper.

 $\underline{First}$ : Follow the procedure outlined in Appendix I for adjusting the L/F solenoid.

Second: If the L/F still does not operate correctly, follow the procedure outlined in Appendix II.

<u>Third</u>: If the L/F still does not operate correctly, change the L/F solenoid assembly, i.e. DEC Part Numbers:

12-11026 12-10473 12-10495 90-09061 12-10496 12-10342 90-06563

Note: Before putting the parts together check that part number 12-10473 (spring) fits over part number 90-09061 (nut) loosely. (At least .010" clearance.) Part number 90-09225 (mylar washer) is not part of the assembly. It has been taken out by ECO #71.




Title	LA30 - LINE FEED ADJUS	STMENT	Tech Ti Number	
All	Processor Applicability	Author V. Erdekian	Rev ø	Cross Reference
Lx_		Approval J.Sarasin	Date 12/20/73	

Appendix II

PROCEDURE FOR CHECKING THE ELECTRICAL PORTION OF THE L/F SYSTEM.

Examine the signal on the terminals of the  ${\tt G381}$  module while local line feed switch is depressed.



These waveforms indicate that the line feed solenoid is receiving the proper electrical signal.

Title	LA30 LINE FEED ADJ	Tech Ti Numbe	LA30 TT#16	
All	Processor Applicability	Author V. Erdekian	Rev g	Cross Reference
\ \ x \ \		Approval J. Sarasin	Date 12/20/73	

Appendix III

Toggle in the following program for an 11/05, 11/20 and 11/45. (This will serve as a test for line feed until the 11 diagnostic

PAGE 312	PAGE REVISION 0	PUBLICATION DATE	
102			
100		022703	
76		005203 022703	
74		000134	
72		012712	
70		100376	
66		105711	
64		000012	
62		012712	
60		100376	
56		105711	
54		000775	
52		100773	
50		005305	
46		010405	
44		100404	
42		005304	
40		010004	
34		060500	
32 34		006205	
30 32		006205	
26 30		006205	
24		010005	
22		000015	
20		012712	
16		100376	
14		105711	
12		005722	
10		010102 005722	
6	•	177564	
4		012701	
2		000030	
0		012700	
Locat	ion		
_		Data	
is updated	) .		

PAGE	312	PAGE REVISION	0	PUBLICATION DATE	

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit K 18 Bit K 36 Bit K	LA30

Title	LA30 LINE FEED ADJUS	Tech T Numbe		
All	Processor Applicability	Author V.Erdekian	Rev ø	Cross Reference
x		Approval J.Sarasin	Date 12/20/73	

104 106 001735 000747

To run program:

a. Load Address 0

b. Start

The program will stay in a loop, until you halt.

Title	LA-30	Spec	cial	Too	ls						Tech T Numbe	ip LA30 TT #17
All	Pro	cessor	App	licab	ility	Author	Jerry Sa	rasin		Rev	0	Cross Reference
Х						Approval	Chris E	Ball	Date	1-29	9-74	

When attempting repair or adjustment, a special tool is needed. Lack of a bristol wrench will prevent any adjustment of the left hand margin or installation of the carriage stepping motor. The following bristol wrench has proven adequate, or a complete set can be ordered under the DEC part number.

DEC NUMBER 29-16131 BRISTOL NUMBER DA-096

Title	LA30 Voltage & Hertz C	Teci Nun	h Tip nber LA30-TT-#L8	
AU.	Processor Applicability	Author Jerry Sarasin	Rev 0	Cross Reference
x		Approval Chris Ball	Date 1-29-74	

## LA30 VOLTAGE & HERTZ CONVERSION CHART (CHANGES TO H735 POWER SUPPLY PER PRINT SET

## PRIMARY TERMINAL CONNECTIONS

## LA30 CONFIGURATIONS

INPUT VOLTAGE	JU MPERS	LINE CONN.	
±15 ± 1Hz 115V 60Hz 240V 60Hz 115V 50Hz 240V 50Hz	4-7, 5-2 2-7 4-8, 5-1 1-8	4,5 4,5 4,5 4,5	PA-CA-EA PB-CB-EB PC-CC-EC PC-CD-ED

## SECONDARY TERMINAL CONNECTIONS

OUT PUT CONN,	<u>IUMPERS</u>	POWER SUPPLY W/RATINGS	
•12-15-18	_	15-16.6 VDC	
		8A. 60Hz	PA-CA-EA
14-15-16	-	10-11.5 VDC	PB-CB-EB
		8A. 60Hz	
11-15-19	-	15-16.6 VDC	
		8A. 50 Hz	PC-CC-EC
13-15-17	-	10-11.5 VDC	PD-CD-ED
		8A. 50 Hz	
CAP. (2MF-660V)	10	60 Hz	PA-CA-EA-PB-CB-EB
CAP. (2MF-660V)	9	50 Hz	PC-CC-EC-PD-CD-ED

NOTE: For input voltages 200VAC and above replace 5AMP Circuit breaker (12-10191-1 with 2.5 AMP circuit breaker (12-10191-2).

PAGE 314	PAGE REVISION	0	PUBLICATION DATE	January 1974

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	LA30

Title	Conversion of LA30 Pa	Tech T Numbe	ip <sub>r</sub> LA30 TT #. <b>1</b> 9	
All .	Processor Applicability	Author Jerry Sarasin	Rev 0	Cross Reference
L <sub>X</sub>		Approval Chris Ball	Date 1-29-74	

## CONVERSION OF LA30 PARALLEL TO LA30 SERIAL \*

## PARTS REQUIRED:

PART NUMBER	DESCRIPTION	QTY
74-9541	Serial Bezel	1
54-9914-2	Serial Switch Ass'y	ī
M7389	Module	1
M7731	Module	i
M598	Module	i
M973	Module	1
BC05F-15	Cable	i
12-2116-1	Light	î
9 <b>0-</b> 07129	Clip	i
90-07129	Clip	î

## PROCEDURE:

- 1. Remove Parallel Keyboard Bezel and Switch Ass'y from machine.
- 2. Remove Switch Assembly from Keyboard Bezel.
- Pre-Assemble Serial Switch Ass'y to Serial Bezel using same hardware used on Parallel Switch Ass'y.
- Install Serial Keyboard Bezel and Switch Ass'y onto base, using same hardware used on Parallel Ass'.
- 5. Remove G8004 Module from Logic (Slot AØ8).
- 6. Insert M7389 Module into Slot A/B-20.
- 7. Insert M7731 Module into Slot A/R-19.
- 8. Insert M598 Module into Slot A-18.
- 9. Insert M973 Module into Slot B-18.
- 10. Insert one end of BC05F-15 Cable into M973 Module.

NOTE: The above procedure assumes that the parallel LA30 has the latest revision which is as follows:

- New style Logic Hinge (90 degree bend on hinge that fastens to control box) (12-10908).
- 2. New style Rear Door accommodate new logic hinge (74-9491).
- 3. ECO #75 is installed in machine and logic to K rev.
- \* LA30PA-PB-PD to LA30CA-CB-CC-CD.

Title	Conversion of LA30P t	o LA30E	Tech Ti Number	LA30 TT #20
A11	Processor Applicability	Author Jerry Sarasin	Rev 0	Cross Reference
All		Approval Chris Ball	Date 1-29-74	

## CONVERSION OF LA30P TO LA30E\*

## PARTS REQUIRED:

PART NUMBER 74-9541 54-9914-2	<u>DESCRIPTION</u> Serial Bezel Switch Ass'y	<u>QTY</u> 1 1
M7389 M7731 M594 (REV "B")	Module Module Module	1
M970 BC01R-25	Module Cable	1

### PROCEDURE:

- Remove parallel keyboard bezel and switch ass'y.
- 2. Remove switch ass'y from keyboard bezel.
- Pre-assemble serial switch ass'y to serial bezel using same hardware used on parallel switch ass'y.
- 4. Install serial keyboard bezel and switch ass'y to base.
- 5. Remove G8004 module from logic (AØ8).
- 6. Insert M7389 into slot A/B/-20.
- 7. Insert M7731 into slot A/B-19.
- 8. Insert M594 into slot A-18.
- 9. Insert M970 into slot B-18.
- 10. Insert one end of BC01R-25 into M970 module.

NOTE: The above procedure assume that the parallel LA30 has the following parts.

- New logic hinge (12-10908).
- 2. New style door (74-9491).
- 3. ECO #75 installed in unit.
- \*LA30PA-PB-PC-PC to LA30EA-EB-EC-ED.

digital		FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	<b>78888</b>	12 Bit 🛛	16 Bit 🔀	18 Bit X	36 Bit 🕅	LA30
Title			Fech Tip Number <sup>LA30</sup> TT #21			
1	D A		Torre	Caracia	_ ^	0.00

#### 

## CONVERSION OF LA30 SERIAL TO LA30 PARALLEL\*

## PARTS REQUIRED:

PART NUMBER	DESCRIPTION	QTY
74-9542	Parallel Bezel	1
54-9914-1	Parallel Switch Ass'y	1
G8004	Module	1
12-2116-1	Light	1
90-07129	Clip	1

### PROCEDURE:

- Remove serial keyboard bezel and switch ass'y from unit using the same hardware used on the serial ass'y.
- 2. Remove switch ass'y from keyboard bezel.
- 3. Pre-assemble parallel swtich ass'y to parallel keyboard.
- 4. Install parallel keyboard bezel and switch assy onto base.
- 5. Remove M7389, M7731, M598, M973, and BC05F-15 cable from unit.
- Install G8004 module into Slot AØ8.

NOTE: The above procedure assumes that the serial unit has ECO #75 installed and the logic is up to K revision.

<sup>\*</sup>LA30CA-CB-CC-CD to LA30PA-PB-PC0Pd.

Title	Conversion of LA30C t	ip LA30 TT # 22		
All	Processor Applicability	Author Jerry Sarasin	Rev 0	Cross Reference
x		Approval Chris Ball	Date 1-29-74	

## CONVERSION OF LA30C TO LA30E\*

## PARTS REQUIRED:

PART NUMBER	DESCRIPTION	QTY
M594 (REV "B")	Module	1
M970	Module	1
BC01R-25	Cable	1

NOTE: The above parts constitute an option called DF11A.

## PROCEDURE:

- 1. Remove M598, M973, and BC05F15 cable from unit.
- 2. Insert M594, M970, and BC01R-25 into slots A-18, B-18, respectively.
- 3. Attach BC01R-25 to M970 Module.

<sup>\*</sup>LA30CA-CB-CC-CD to LA30EA-EB-EC-ED.

digital	d		g	B		а		
---------	---	--	---	---	--	---	--	--

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator LA30

Tech Tin

18 Bit 区 12 Bit ₩. 16 Bit [X] 36 Rit [X

Title Instructions for Installing Dura Head on LA30 Decwriters Number LA30 TT #23 Processor Applicability Cross Reference Author Terry Sarasin ΑII X Approval Chris Ball Date 1/31/74

#### INSTRUCTIONS FOR INSTALLING DURA HEAD ON SUBT: LA30 DECWRITERS

- On slot A5 (head cable connector M963), unsolder the 3 1. black wires. These wires connect to ground lugs on power supply.
- 2. Two wires will be crimped together on the power supply end. These may, or may not both go to slot A5. One may go to the chassis, insure that the wire from the chassis physically remains connected. (Clip extra black wire if needed.) Remove the 3 black wires from the power supply to module slot A5.
- Install green wire from module A5, (any of the pins that 3. a black wire was disconnected from will do), and run to the power supply +10V lug. Use the double spade lug included if necessary.
- On older LA30s, insure there is still enough clearance to 4. close module logic rack without interfering with +10 lugs.
- Install new head in the same manner as old head. 5. 1/2 inch screws and washers included. The new head is a different thickness.
- Adjust the head gap to .012", using feeler stock. The new 6. head has a lip on both the top and bottom. Use caution to insure feeler stock is not on the lips. (see diagram 2)

digital	FIELD SERV
	40.00

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

LAB 8

12 Bit	K	16 Bit	18 Bit	$\Box$	36 Bit	$\sqcup$	L
							_
						T	Te

to LCSE

Title	itle LAB 8 INSTALLATION NOTES Tech Ti										p r LAB 8-TT-1		
All	Pro	cesso	App	licab	ility		Author	A.	Newbery	R	lev	0	Cross Reference
	81						Approval	w.	Cummins	Date	7-3	1-72	

1) The Lab 8 systems are checked out "in-house" with the standard grid input intensity (2) signal. If the customer has supplied his own scope, it may be a type which required a cathode input signal. The Lab-8 A/D logic can be modified to provide a cathode signal as follows:

Delete A22F to A21N ADD A22F to A21R

- 2) If you are running a test during which you expect to see a character or pattern on the screen, and only a raster is visible, it may be that the intensity control has been advanced too far. Best practice is to reduce brightness to minimum, then bring it up to the desired viewing level.
- 3) If the left diagnal (switch setting 1000 octal) generated by Maindec 8I-D6AA has curled ends, a lack of termination iss indicated. Two 33K OHM terminators (which are listed on the expernal component list) may be missing, install as follows:

C25K to C25E (C25E is -10)
B25K to B25E (B25E is -10)

4) It should be noted that there are two errors concerning the VC8I in the "Small Computer Handbook". Voltage at terminal BS2 on the A607 module varies from 0 to +2, not 0 to -10. The reference voltage is -8, not -2.

Title	LAB 8	B/E SO	FTWARE	Tech Ti Number					
All	Proc	essor Ap	plicability	Author	George	Chaiss	on Rev	g	Cross Reference
	8E		1 1	Approva	W. Cum	nins	Date 7-3	1-72	

PROBLEM:

Recently software for the Lab-8E has been released from the Program Library and shipped to all customers. Two pieces of software in the software package have problems.

SOLUTION:

 The Basic Averager DEC-LB-0603-PB needs a one word patch.

Location 7203 from 6530 to 6531.

The Time Interval Histogram DEC-LB-U42B-PB has a checksum in the paper tape. This tape must be replaced.


PAGE 321 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	M83428 M8329 IOT SELECTI	Tech Tip Number LC8E-TT-1	
All	Processor Applicability	Author L. Kral/J. Richards	A Cross Reference
х		Approval W. Cummins Date 10.1	13.72 LS8E-TT-1

Volume III of the 8E Maintenance Manual and the M8329 circuit schematic, Rev. C both have mistakes with the jumper numbering for device code selection. The board actually agrees with the drawing below.

The fault symptom will typically be either wrong sense of bits 5 or 6 in the decoded IOT, or MD bit 6 always constant on the omnibus.

The same mistakes have been carried over into the LS8E (M8342) control. The drawing below also applies exactly to the C.S.Rev. $\emptyset$  of that board.



PAGE	322	PAGE REVISION	۸.	 PUBLICATION DATE	October 1972
		THE THE THE THE	A	 TOBEIGATION DATE	October 1972

# digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator LINC 8

01/22/73

12 Bit 16 Bit [ 18 Bit 36 Bit

Tech Tip Number LINC 8-TT-1 Title LINC 8 CLAMP LOAD'S LOCATION AND USE Processor Applicability Cross Reference Author Rev Steve Lamote ΔII Approval

A list of the unused clamp loads within the normal (basic) Linc-8 system has never been compiled in the past.

First, a word about the clamp load and it's uses. There are basically 3 types of clamp loads; 2 ma, 5 ma, and 10 ma, with flip-flops, singleshots and special purpose modules differing in load and drive capability.

The clamp, when driven to ground acts as a load, of it's given value, thus removing that value of driving capability from the circuit. Although, when the clamp is driven to -3 volts, it acts as a supply; the amount of supply per clamp is given in chart form later.

Each circuit in the Linc-8 needs 1 ma of input drive, and has an output capability of 18 ma, except for flip-flops and singleshots which have 17 ma's of output.

Adding a clamp will inprove fall time and the -3 volt drive, but at a cost of the ground driving and noise immunity capability of the output circuit.

In conclusion; before adding a clamp load, take into account:

- 1. What logic level is needed on the output to be clamped?
- How many circuits are already being driven by the output circuit?
- If the output is ground, as a logical one, how much noise is tolerable to achieve the added drive.

Title	LINC-8 CLAMP LOAD'S LOCATION AND USE									Tech T Numbe	ip * LINC-8-TT-Ø1		
All	Processor Applicability				Author	STEVE	LAMOTTE	Rev	A	Cross Reference			
	L	I	N	c		8		Approva	DICK	EDWARDS	Date 01/2	3/73	

MODULE	PINS WITH CLAMP LOADS	LOAD AT GROUND	DRIVE SUPPLIED AT -3 VOLTS
B1Ø4	н, м, ѕ	1Ø ma	7.8 ma
B115	J, P, V	10 ma	7.8 ma
B171	F	9 ma	7 ma
S111	J, P, V	5 ma	3.5 ma
R3Ø3	н, г	10 ma	7.8 ma
wøø2	D→A	2 ma	1.4 ma
wøø5	D→V	5 ma	3.5 ma
W5Ø1	D, E	1ø ma	7.8 ma

PAGE 325

PAGE REVISION

digital

Title

## FIELD SERVICE TECHNICAL MANUAL

LINC 8

12 Bit X 16 Bit 18 Bit 36 Bit

Tech Tip

LINC 8-TT-1 Number

Option or Designator

Processor Applicability Rev Author Steve Lamotte ΑII Approval Dick Edwards

LINC 8 CLAMP LOAD'S LOCATION AND USE

Date 01/23/73

PUBLICATION DATE January 1973

Cross Reference

UNUSED CLAMP LOADS

MODULE LOC.	TYPE MODULE	PIN	APPLICABLE ONLY IF OPTION		
PA24	S111	P			
PA27	S111	J			
PA27	S111	P			
PA27	S111	v			
PA3Ø	S111	v			
PA36	W5Ø1	D			
PB23	s111	v			
PB29	s111	J			
PB32	SIII	J			
PB32	s111	P			
PC28	s111	P			
PD24	<b>S111</b>	P			
PD27	<b>S111</b>	v			
PE27	<b>S111</b>	J	182		
PE17	s111	P	182		
PE17	s111	v	182		
PE2Ø	s111	J	182		
PE2Ø	slll	P	182		
PE2Ø	slll	$\mathbf{v}$	182		
PE26	slll	J	182		
PE26	sııı	P	182		
PE27	slll	P	182		

Title	I	INC	-8	Tech Ti Numbe						
All	Processor Applicability				licabi	ility	Author <sub>STEVE</sub> LAMOTTE	Rev	A	Cross Reference
	L	I	N	c		8	ApprovalDICK EDWARDS	Date 01/2	3/73	

MODULE LOC.	TYPE MODULE	PIN	APPLICABLE ONLY IF OPTION
			JANUARY OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STA
PE34	slll	J	182
PE34	S111	P	182
PE35	S111	P	182
PFØ8	W5Ø1	D	KRØ1
PF29	Slll	P	182
PF2 <b>9</b>	S111	v	182
PF3ļ	S111	J	182
PF34	S111	J	182
PF34	S111	P	182
PHØ7	wøø2	v	
MA39	wøø5	N ↓	
MA39	wøø5	v	
ME1Ø	S111	v	188
ME16	s111	P	
ME16	s111	v	
ME37	wøø5	T L	
ME37	wøø5	v	•
mfø1	s111	v	183
мгø9	B1Ø4	М	188
мгø9	B1Ø4	s	188
MF19	W5Ø1	D	
мнø 8	R3Ø3	Н	
мнøв	R3Ø3	F	
Page 326			

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit X 16 Bit 18 Bit 36 Bit	LINC 8

Title	LINC 8 LOADS LOCAT	Tech Tip <sub>LINC</sub> 8-TT-1 Number		
All	Processor Applicability	Author Steve Lamotte	Rev	Cross Reference
		Approval Dick Edwards Date	01/2	3 /73

MODULE	TYPE		APPLICABLE
LOC.	MODULE	PIN	ONLY IF OPTION
MHll	R3Ø3	F	
MH11	R3Ø3	H	
MH19	s111	P	
MH19	S111	v	
MJ18	s111	P	
MJ23	s111	J	
MJ23	S111	P	
MJ27	<b>s111</b>	J	
MJ27	s111	v	
LA28	wøø5	T ↓ V	
LA28	wøø5		
LA34	wøø5	N 1	
LA34	wøø5	v	
LDØ2	B115	J	
LDØ2	B115	P	
LDØ2	B115	v	
LEØ3	B115	J	183
LEØ3	B115	v	183

Title	Incorrect Cable List	Tech Ti Numbe	LINC-8-TT-2	
All	Processor Applicability	Author	Rev 0	Cross Reference
1	2 L8	Approval H. LONG	Date 8-17-72	

Problem: Incorrect cable listings in the LINC-8

Since the Linc -8 was first introduced there has been a problem with the cable listings. The prints of the PDP-8 section give standard PDP-8 cable connections, which for the Linc-8 are totally useless. The PDP-8 section is the only part in error.

Solution: Attached is a complete list of the cables of the Linc-8 their slot positions, part numbers, length and type of cable, This list complements the list in the Maintenance Manual Vol 2 on page 72 and 73 (print #D-IC-LINC 8-0-5 and #D-IC-LINC-8-0-6 I/O cables) both these prints and these attached sheets should be consulted before coming to the conclusion that a cable is missing or a wiring error has been found.

Notes	Type of Cable	Slot Positions	Length-	Part Number
#1	W034-W035	MA37 - PC01	50"	74-5559
#1	W034-W034	MA38 - PD01	5 2"	74-05554-10
# 1	W 0 3 4 - W 0 3 4	ME36 - PE01	70"	74-05554-5
	W034-W034	MF36 - PF01	30"	74-05554-8
		MA36 - LA01	10"	74-05554-1
		MD40 - LD01	10"	
		ME40 - LE01	10"	
		MF40 - LF01	10"	
		MH38 - LH03	10"	74-05554-1
		MJ39 - LJ02	10"	
		MJ40 - LJ01	10"	
		LH39 - PH02	10"	
		LH40 - PHo1	10"	
		LJ39 - PJ02	10"	
	W034-W034	LJ40 - PJ01	10"	74-05554-1
	W031-W031	MH39 - LH02	12"	74-05552-2
		MH40 - LH01	12"	
		MJ37 - LJ04	12"	
		MJ38 - LJ03	12"	
		LJ38 - PJ03	12"	
	W031-W031	LH38 - PH03	12"	74-05552-2
	W034-W034	LA02 - PA01	5 2 "	74-05554-10
	W034-W034	LA03 - PB01	52"	74-05554-10
	W033-W033	LA31 - DB36	80"	74-055-3-5
		INDo1 - PC38 INDO2 - PB38	80"	

digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🗶 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

LINC 8

Title	LINC 8 DIAGNOSTICS				Tech T Numbe	ip r LINC 8-TT-3
All	Processor Applicability	Author	Steve LaMotte	Rev	ø	Cross Reference
	т.е.	Approval Dick Edwards Date 01/25/			5/73	

Recently there has been a rash of outages and problem reports on the linc 8. The common complaint being that all diagnostics run but customer software fails. After closer examination, we find that not all linc diagnostics have been run, only sudsy. The sudsy tape contains numerous other diagnostics which are necessary to test the linc section. Among these are St. Louis (BLK #5ØØ), INSYST, MTPTST, etc., which are listed and controlled by quide while running under Progofop.

/mt

Title	LINC 8 MEMORY CURE	Tech T Numbe	ip <sub>er</sub> LINC 8-TT-4	
All	Processor Applicability	Author Steve LaMotte	Rev ø	Cross Reference
L	L8 8	Approval Dick Edwards Date	01/25/73	

Due to different engineering specifications between the T2Ø51 and T2Ø71 pulse transformers, cards in the memory control (G2Ø8, G2Ø9 and G6Ø3) must not be intermixed.

Mixing of these transformers will cause a definite increase in the current waterfall effect. This change occurs because the T2\$71 is faster than the T2\$51.

/mt

Title	REWIRING	Tech Ti Numbe					
All	Processor Applica	bility	Author	Steve Lamotte	Rev	Ø	Cross Reference
L	L8		Approval	Burt Beyers Date	02/0	8/73	

This wiring scheme reduces noise on the sense amp power on slice voltage levels. It also removes the difference in voltage levels between the odd and even sense amp input lines MAZSE - MBZSE. These lines have been noted to have as much as .5 volts difference in voltage.

After installation of this tech tip, you may notice changes in the read/write and inhibit current waveshapes.

A few pin connections have been changed to facilitate shorter wire runs. All wires are to be laid as to avoid the R/W and inhibit current windings, (yellow/black twisted pairs), found in the MC and MD memory racks. Most changes will be to run wiring along the MD-ME wirelay from the MC-MD wirelay or from diagonal crossing of the inhibit winding area. After wiring change is incorporated, most wires will (1) vertically run between MD and ME racks and (2) horizontally along module 30 row (MA30, MB30, MC30 and MD30).

A future Linc ECO will add a diode between "Memory Start" circuitry and "Read (1)" circuitry. This change removes unnecessary loading from the "Memory Start" logic and cable noise from the "Read (1)" logic. This reduction of noise on "Read" causes less waterfall effect on the "Read" current waveshape.

Thus when this Tech Tip and future ECO is installed, a change in currect waveshape can be anticipated as follows:\*

## Read/Write Current





- (1) Reduced waterfall effect on Read Current
- (2) Less ringing but more distinct overshoot.


## COMPANY CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit 18 Bit 36 Bit	

Title REWIRING OF MEMORY PANEL (C			(Continued)	Tech Tip Number LINC 8-TT-5		ip r LINC 8-TT-5
All	Processor Applicability	Author	Steve Lamotte	Rev	ø	Cross Reference
1 1	TO	Approva	Burt Revers Date	02/	08/73	

#### INHIBIT CURRENT



- (1) Much sharper waveshape
  - a. With less rounding of leading edge and
  - b. level upper limit instead of slope.
- \* NOTE: These waveshapes will not be so distince a change in most systems (show ideal condition).

Make all deletions first when installing:

(Continued on next page) ...

Title	REWIRING OF MEM	Tech Tip Number LINC 8-TT-5	
All L	Processor Applicability	Author Steve Lamotte Rev Approval B. Beyers Date 02/	Cross Reference

SIGNAL NAME	FROM PIN	TO PIN	COMPONENTS	ADD	DEL
Write (B)	MC16T	MC15D			x
Write (B)	MC16T	MD15D			x
Read (B)	MC16J	MC15E			x
Read (B)	MC16J	MD15E			x
MA 3 (1)	MD094	MD084		х	x
MA 3 (1)	MD084	MB35R			x
MA 3 (1)	MD094	MC16E			x
MA 11 (0)	MD15T	MD34F			x
MA11 (0)	MD15T	MC37V			x
Strobe	MD20N	MB25L			x
Tl	MC20R	MA34V			x
Tl	MC20R	MD30D			x
Slice	ма25н	мв25н			x
Slice Return	MA25M	MB25M			х
+10 <b>v</b>	MA25A	MH13P			x
+10V	MB25A	мј13н			x
-15V	MA25B	MH13T			x
-15v	MB25B	м <b>ј1</b> 3к			x
+10v	MB25D	MH13A			x
+10V	MH13P	MH13R		x	x
-15V	МЈ13К	MJ13L		x	x

digital		FIELD SERVICE TECHNICAL MANUAL				Opt	Option or Designator LINC 8	
		12 Bit 🛛	16 Bit	<u> </u>	Blit 📗	36 Bit 🗌	<u> </u>	
Title	REWIRI	NG OF MEMOR	Y PANE	L (Con	tinued)		Tech Tip Number	LINC 8-TT-5
ΔH	Processor A	pplicability	Author	Steve	Lamotte	Rev	0	Cross Reference

Date 02/08/73

#### MAKE DELETIONS FIRST WHEN INSTALLING

Approval Burt Beyers

SIGNAL NAME	FROM PIN	TO PIN	COMPONENTS	ADD DEL
+10V	MA29A	MH13P		х
+10V	MB29A	мј13н		x
-15V	MA29B	MH13T		x
-15V	MB29B	мл13к		x
+10V	MB30D	мн13а		x


Title REWIRING OF MEMORY PANEL (Continued)  Tech Tip Number Linc 8-TT-5										
All	Processor Applicability	Author Steve Lamotte Rev (	Cross Reference							
1 1	.8         8.	Approval B. Bevers Date 02.08	3.73							

#### MAKE ALL DELETIONS FIRST WHEN INSTALLING

SIGNAL NAME	FROM PIN	TO PIN	COMPONENTS	ADD DEL
Write (B)	MD12D	MD09D	Avoid R/W wind	* x
Read (B)	MD12E	MD09E	Avoid R/W wind	x x
MB (0)	MC21H	MC23D	Avoid Inhibit	х х
MA 5 (1)	MD09S	MC33R	Avoid Inhibit	x x
MA 7 (1)	MC15V	MC35R	Avoid Inhibit	x x
MA 8 (1)	MC15S	MD31R	Avoid Inhibit	х х
Write (B)	MC16T	MD15D	4.7 resistor	x
Write (B)	MC15D	AD15D	wire	x
Read (B)	MC15E	MD15E	wire	x
Read (B)	MC16J	MC15E	4.7 resistor	x
MA 3 (1)	MD094	MB35R		x
MA 3 (1)	MB35R	MC36E		x
MA 11 (0)	MD15T	MC3TV		x
MA 11 (0)	MC37V	MD34F		x
Strobe	MD20N	MB30L		x
т1	MC20R	MA34V		x
Tl	MA34V	MD30D		х
Slice	MA31H	мвзін		х
Slice Return	MA31M	MB31M		x

me		AN.		1	FIEL	D	SE	RVICE	TEC	HN	CAL	MAN	IUAL	0	ption or Designator
0	g	H	a I											4	LINC 8
					12 B	it [	x)	16 Bit		18 B	t 🔲	361	Bit 🗌		
Title														Tech Ti	ip
Title	RI	SWIF	ING	OF	ME	MOR	YP.	ANEL (	Conti	nue	1)			Numbe	r LINC 8-TT-5
All		Proc	essor	Арр	licab	ility		Author	Stev	re La	motte	9	Rev	0	Cross Reference
	Г8							Approva	В. Б	Beyer	s	Date	02.0	08.73	

Date 02.08.73



Wiring layout should follow this rough drawing

# **COMPANY CONFIDE**

PAGE 335 PAGE REVISION PUBLICATION DATE February 1973 0

Title	LINC	TAPE	MAINTE	NAN	CE - UNI	IT S	SWITCH			Tech Ti Numbe	p r LINC 8-TT-	6
All	Proc	essor Ap	plicability		Author	Ste	eve Lamot	te	Rev	0	Cross Reference	e e
	L8				Approval	в.	Beyers	Date	02.	08.73		

This switch is useful in the maintenance of the Linc Tape. As it can easily accommodate the testing of tape unit  $\mathbf{1}$ , with normal Linc diagnostics.

#### PARTS

Description	Quantity	DEC Part Number
DPDT Switch	1	12-04816
9 Pin Cannon Plug	1	12-04648
4 Connector Cable	4 feet	19-07706

#### CANNON PLUG:

DPDT SWITCH:





Plug Jumpers	E-F H-J	
Switch Jumper	cs	1-4 2-5

Plug	- Cable	-	Switch
A	GRN		6
В	WHT		3
С	BLK		1
D	RED		2
K Ope	n Pin		

Note: Insure plug hood is on cable correctly before soldering cable to Plug Terminals.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit χ 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	LINC 8

	Title LINC 8- CLAMP LOAD LISTING Tech Tip Number LINC 8-TT-7										p LINC 8-TT-7	
1	All	Pro	cessor	Applica	bility	Author	Steve	Lamott		Rev	0	Cross Reference
L		L8				Approvai	Beyers	5	Date	02.	08.73	

A listing of the unused clamp loads within the normal (basic) Linc-8, has never been compiled in the past.

First, a word about the clamp load and its uses. There are basically 3 types of clamp loads - 2ma, 5ma and 10 ma with singleshots and flip-flops being of a special type.

The clamp, when driven to ground acts as a load of its given value, thus removing that value of driving capability from the circuit. Although when the clamp is driven to -3 volts, it acts as a supply - 2 ma will supply 1.4 ma, 5 ma will supply 3.5ma and 10 ma will supply 7.8 ma at -3 volts.

Each circuit in the Linc-8 needs 1 (one) ma as an input from # to -3 volts, and has an 18 ma output driving capability, except flip-flops and single shots which have 17 ma's output.

In conclusion, adding a clamp will improve fall time and -3 volts driving capability, but at a cost of the ground driving and noise immunity capability of the output circuit. So before adding a clamp load, take into account -

- What logic level is (active) needed on the output to be clamped.
- How many circuits are already being driven by the output circuit.
- If the output is ground (as a logical one), how much is to be labeled to achieve the added drive.

	PINS W/CLAMP	LOAD @	DRIVE SUPPLY
MODULE TYPE	LOAD	GND	at -3 Volts
SIII	J,P,V	5MA	3.5MA
R303	H,F	10MA	7.8MA
B104	H,M,S	IOMA	7.8MA
B115	J,P,V	10MA	7.8MA
* B171	F	9MA	7 MA
W002	D thru V	2MA	1.4MA
W005	D thru V	5MA	3.5MA
W501	D,E	10MA	7.8MA

Title	LINC	-8	CLAN	1P I	OAD	LI	LISTING (Continued)						p r	LINC 8-TT-7
All	Proc	cesso	r App	licab	ility		Author	s.	LaMotte		Rev	ø		Cross Reference
	L8				Ш		Approval	в.	Beyers	Date	02/0	8/73		
Mod				odu. Typ:		P:	in —		*Comments					
PA 24	4			s11:	1	1	?							
PA2	7			s11	1		ī							
PA2	7			sll	1		P							
PA2	7			s11	1		v 							
PA3	0			sll	1		v							
PA3	6			<b>W</b> 50	1		D							
PB2	!3			sll	.1		v							
PB2	.9			s11	.1		J		<b></b>		-			
рвз	32			s11	1		J							
PB3	32			sll	11		P							
PC2	28			sı	11		P							
PD2	24			sı	11		P	<b>_</b>			-			
PD	27			s1	11		v							
PE	17			s1	11		J		182					
PE	17			sl	11		P		182					
PE	17			sl	11		v		182					
PE	20			sı	11		J		182					
PE	20			sl	11		P		182					
PE	20			sı	.11		v		182					
PE	26			s1	.11		J		182					

PE26 S111 J 182

Page 338 COMPANY CONFIDENTIAL

dia	ital	FIELD S	SERVICE '	TECHNICAI	L MANUAL O	ption or Designator
o na		12 Bit 🛚 🗓	16 Bit [	] 18 Bit [	36 Bit 🗌	LINC 8
Title	LINC 8 C	LAMP LOA	D LISTING	(Continued	) Tech T Numbe	
All	Processor Ap	plicability	Author	Steve Lamo	tte Rev 0	Cross Reference
ł.8			Approval	R. Reyers	Date 02/08/73	
	Modul Loc		Module Type	<u>Pin</u>	*Comments	
	PE26		s111	P	182	
	PE27		s111	P	182	
	PE34		slll	J	182	
	PE34		<b>S111</b>	P	182	
	PE35		S111	P	182	
	PF08		w501	D	KR01	
	PF29		s111	P	182	
	PF29		s111	v	182	
	PF31		s111	J	182	
	PF34		s111	J	182	
	PF34		slll	P	182	
	РН07		W002	v	Linc Interfac	e
	PJ21		slll	v	FPP12	
	MA39		W005	N	All Pins N to V	
	MA39		W005	v		
	ME10		S111	v	188	

PAGE	339	PAGE REVISION	0	PUBLICATION DATE	February	1973

Title	LINC 8 CLA	Tech Ti Number	Linc 8-TT-7			
All	Processor Applicabili	y Author	Steve Lamotte	Rev	0	Cross Reference
	L8	Approval	B. Beyers Date	02	/08/73	

MODULE LOCATION	MODULE TYPE	PIN	COMMENTS*
ME16	slll	p	
ME16	S111	v	
ME37	W005	T	
ME37	W005	U	
ME37	W005	v	
MF01	slll	v	183
MF09	B104	М	188
MF09	B104	s	188
MF19	W501	D	
мн08	R303	н	Linc Tape
МН08	R303	F	Linc Tape
MH11	R303	н	Linc Tape
MH11	R303	F	Linc Tape
MH19	S111	P	Linc Tape
MH19	S111	v	Linc Tape
MJ18	s111	P	Linc Tape
MJ23	S111	J	Linc Tape
MJ23	s111	P	Linc Tape
MJ27	s111	J	Linc Tape
MJ27	S111	v	Linc Tape
LA28	W005	T	
LA28	W005	U	
LA28	W005	V	

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator	
	12 Bit X 16 Bit 18 Bit 36 Bit		
Title LINC 8 CLA		ech Tip	

Title	LINC	8 CLAMP	LOAD	LIST	ING (C	ontinue	(b			Tech Tip Number	LINC 8-TT-7
All	Pro	cessor App	licability	/ 4	uthor	Steve	Lamot	te	Rev	0	Cross Reference
L	L8				pproval	B. Bey	ers	Date	02/	08/73	

MODULE LOCATION	MODULE	PIN	COMMENTS*
DOCKLION	Type	FIN	COMMENTS"
LA34	W005	N	All Pins N to V
LA34	W005	v	
LD02	B115	J	
LD02	B115	P	
LD02	B115	v	
LE03	B115	J	183
LE03	B115	v	183
DB18	W501	E	Data Terminal
DB19	R111	P	Panel 1 Sec.
DB19	R111	v	Clock

Title	LINC-8 A/D NOISE & C	Tech T		
All	Processor Applicability	Author S. LaMotte	Rev	Cross Reference
L-8		ApprovalLarry Lewis	Date 5/2/74	

Linc-8 A/D channels 10-17 have a tendency to crosstalk thru, and/or plck up noise from, the A/D power system. By adding bypass capacitors to the + and - 5 vdc power regulator outputs, in the data terminal panel, most of the problem can be eliminated.

ADD

Component	From	<u>To</u>	Signal	Part #
6.8 microf 35vdc	DB31V (+)	DB31C(-)	+ 5vdc	10-05306
6.8 microf 35vdc	DB31U (-)	DB30C(+)	- 5vd.c	*

PAGE 341	PAGE REVISION	A	PUBLICATION DATE	May	1974

d i g i t a l

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🛛

16 Bit 🕱

18 Bit X 36 Bit X

T.KO1

Title KEYBOARD SHORTS CAUSED BY PAPERCLIPS, ETC.

| All | Processor Applicability | Author | Davis/Barnett | Rev | Cross Reference | Approval W. Cummins | Date 11/20/72

Exposed foil etch on keyboard becomes shorted by staples and/or paperclips, etc; resulting in permanent damage to keyboard assembly.

To reduce or eliminate the problem cover the exposed etch with paper stock or foam rubber and tuck the material under the top row of keys. Then tape material to board.

Title	LKO1 MAINTENANCE CH	Tech T Numbe	ip LKO1-TT-2	
All .	Processor Applicability	Author J.Parker	Rev g	Cross Reference VT05&LA30
$\perp$ X $\perp$		Approval W. Cummins	Date 8/7/73	GT40

This procedure is designed to give the field engineer quick check and repair hints in repairing LKOl keyboards on site. The procedure must be used in conjunction with the keyboard schematics A-CS-54-9945-0-1 (DEC) or A-CS-30-10166-0-0 (vendor).

IC's Y1, Y2, W1 to W3 are numbered with Y1 and W1 on the left side of the keyboard as you face it installed. Reference Fig 1-1.

- Broken key caps, shafts or springs
- 2. Double characters or double strobe

Replace with a new part

Probably dialectric or Rom problem. Depress problem key or keys. Placing a scope probe on pin 16 of the Rom. Vibrate the key while it's depressed. If more than one strobe appears on the scope or a character is typed out, a dialectric or Rom problem exists for that key. First change the Rom, then if not repaired remove all rows of keys and clean the whole board with a dry brush. Spray the dialectric (green area only) with a clear acrylic krylon spray paint to be purchased locally, or by DEC #49-01135.

Spray on two moderate coats and allow to dry per instructions on the paint can. Reassembe for retest. Do not type until paint is thoroughly dry.

Title	LKO1 MAINTENANCE CH	DOV	Tech T	
All	LK01 MAINTENANCE CH Processor Applicability	Author J. Parker	Rev <sub>d</sub>	Cross Reference
		Approval W Cummins	Date 8/7/73	VT 05 & L A 30 GT 4 0

3. No control key function

Check pin 5 of the Rom for a low to high transition when CTRL key is depressed. If signal is OK, change ROM. No signal, proceed to check input pins 9 § 10 of W1 (7408). Depress CTRL key, the level will change from a high to low. No change indicates a bad transistor. If transition exists trouble shoot per schematic, W1 pin 8 to Y1 pin 3 to Y1 pin 4.

4. No shift key

Works identical to the control key except check pin 4 of the ROM and follow the schematic for the associated I.C. numbers and pins.

5. Check for clock frequency

Check pin 40 of the ROM (DEC #21-11047) No clk or wrong freq. change ROM.

6. Check plus 5 volt at pin 20 of the ROM

No voltage: Check +5V input to the keyboard at pin Y of the Berg Conn. No input voltage check source. Input voltage OK but no +5V swap keyboard.

7. Check key strobe

Pin 16 of the ROM output is a high (+5V). Depressing any key except shift or control will generate key strobe low (gnd). No strobe at this point for all keys, change the ROM. No strobe for a particular key change the transistor. (DEC 15-10948 NPN).

The key transistors are located along side its associate key and key pad.

No strobe for any character but OK at ROM pin 16. Trouble shoot per schematic checking for strobe at W1 (7408) input pins 4 & 5 output pin 6; then to W3 (7408) input pins 13 & 12 output pin 11 and lastly at Y1 Pin 8, or swap the keyboard.


9. Dead or Intermittent Key Functions

Check with a scope the X/Y line decoding for your particular problem key or keys per fig 1-1. Most likely solution will be; replace the key transistor or the ROM. One of these solutions will fix most dead or intermittent key problems.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit  16 Bit  18 Bit  36 Bit	LK01-TT-2


Title	LKO	1 MA	INT	ENA	NCE	CHECK				Tech Ti Numbe	
Ail	Process	or Ap	plicat	oility		Author	I Parker		Rev	ø	Cross Reference
L						Approval	W Committee	Date	8/7	173	VT05 & LA30 GT40

10. Check the oscillator voltage - The voltage can be checked



The voltage can be checked at pin 9 of the I.C. plug. Reference Fig 1-1. No oscillation swap keyboard.

11. Check ROM Voltage (-12V)




Check-12V (t1.5V) at pin 18 of the ROM. Ref. Fig 1-1. No voltage or not within range; swap keyboard.

# COMPANY CONFIDENTIAL

PAGE 345

PAGE REVISION

PUBLICATION DATE



CPL
Option or Designator

12 Bit X 16 Bit X 18 Bit X 36 Bit X LK01

Title	LK01 KEYBOARDS				Tech Ti Number	
All	Processor Applicability	Author	Al Mathews	Rev	ø	Cross Reference
x		Approval	Lou Nay Con Date	10-	24-73	

Some intermittent keyboard problems which affect only one or two keys are caused by small metal fragments (apparently manufacturing debris) which become embedded in the dielectric coating which covers the circuit etch on the keyboard. When the key is depressed, the metal plate on the underside of the key pushes the conductive fragments through the dielectric, contacting the keypads of the etch associated with that key causing D.C. coupling and noise where only A.C. coupling is desired.

The solution of course is to remove the particles but keep in mind that well embedded particles are difficult to remove.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator	
	12 Bit 🗶 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	LK01-R	

Title	NU	MER]	IC F	EYP	ADS						Tech T Numbe	ip LKO1R r TT-1
All	Pro	cessor	r App	olicab	oility	Author	Johr	Woelbe	rn .	Rev	0	Cross Reference
	8E					Approval	в. 1	Lawrence	Date	8/1	3/74	DS300-TT-2

The light grey key caps for the mechanical keyboard, LKOlR, have been assigned the following part number:

NOTE: These are not interchangeable with the ones used on the LK01 Keyboard (P/N 90-09148-0-74).

				_	_	_
d	i	g	i	t	a	I

## FIELD SERVICE TECHNICAL MANUAL


16 Bit X

18 Bit 36 Bit [X] Option or Designator LP01


Tech Tip Number LP01-TT-1 NOISE PROBLEM ON DATA PRODUCTS LINE PRINTER Title Cross Reference Processor Applicability Rev Author Bill Freeman n ΑII Approval Bill Cummins Date June 1

The AS13 module used in the 2310 and 2410 line printers manufactured by Data Products have spare gates used on the transducer amp which are prone to pick up noise. Pins 5 and 6 on the 2101, 2201 and 2301 I.C.'s should be tied to ground. (Module Pin 2 or 60).

/mt



12 Bit X



Title	LP01/LP02 HAMMER BA	ANK MAGNETS	Tech T Numbe	ip r LP01-TT-2
All	Processor Applicability	Author D. Oldham	Rev 0	Cross Reference
х		Approval H. Long	Date 6/6/72	

When replacing hammers be extremely careful - do not exert stress on the permanent magnets either side of the hammer being replaced because these magnets may break away from the base plate.

If a magnet breaks off it can be reinstalled with a small amount of Two Part epoxy compound using the following steps:

- Thoroughly clean the broken magnet and its base plate position after removing adjacent hammers.
- Check the magnet's polarity by inserting between adjacent magnets. If it is repelled turn the magnet over and note the attitude in which it must be inserted.
- 3. Apply a small amount of two part epoxy to the mating surfaces, removing excess. Join magnet to base plate. Check for squeeze out of epoxy and wipe away excess. Shim the magnet with cardboard to maintain hammer clearance on either side and let dry overnight.
- Replace the hammers and check for clearance between hammers and epoxied magnet. Complete reassembly and test.

			CPL
Title	2310 DATA PRODUCT	INE PRINTER - BACK PANEL INFO. Number	LP01-TT-3
<b>-</b>	Processor Applicability		
All .	riocessor Applicability	Author D. Oldham Rev 0	Cross Reference
х		Approval H. Long Date 6/6/72	

Extreme care should be taken when tightening down the screws that hold the plastic panel on the card cage on Data Products printers. Tightening down on these screws too hard can crack the bussed runs in back of the wiring panel, and they are impossible to repair.

One of the most pronounced symptoms is a fluctuating +12V line to individual modules, the most susceptible being the AH10, hammer driver module, where the 2 ohm resistor and driver transistor are destroyed when the +12V is lost.

ECO LPO1-\$\$\textit{9}\textit{9}\textit{9}\textit{9}\textit{9}\textit{9}\textit{9}\textit{1}\textit{etc} textile to protect the hammer driver modules, but will never detect +12V loss to and individual module.

digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator LP01

12 Bit 💢 16 Bit 💢 18 Bit 💢 36 Bit 💢

Title	OATA PRODUCTS SEMI-CONDUC	Tech T Numbe	p r LP01-TT-4	
All .	Processor Applicability	Author, D. OLDHAM	Rev	Cross Reference
x		Approval	Date - /24/72	

This is a list of replacement  $% \left( 1\right) =\left( 1\right) +\left( 1$ 

DATA P's P/N	DEC P/N	DESCRIPTION	MFG. NAME'S & P/N'S
			RCA # 2N3Ø54
8ØØØ18-ØØ1	15-Ø9523	Transistor DPC2Ø2/2Ø2A	MOTOROLA # 2N4233
8ØØØ19-ØØ1	29-16826	Transistor DPC201C	MOTOROLA
8ØØØ2Ø-ØØ1	19-Ø5577	I.C., 742Ø	Sprague SN742ØN
8ØØØ21-Ø <b>Ø</b> 1	19-Ø5578	I.C., 743Ø	Sprague SN743ØN
899922-991	19-Ø5579	I.C., 744Ø	Sprague SN744ØN
8ØØØ23-ØØ1	19-Ø5576	I.C., 741Ø	Sprague SN741@N
899924-991	19-Ø5575	I.C., 74ØØ	Sprague SN7400N
899926-991	19-Ø558Ø	I.C., 745Ø	Sprague SN745@N
800030-470	13-99292	Resistor, 47 1/4w 5%	
8 <b>99989-99</b> 1	19-Ø9ØØ4	I.C., 74Ø2	Sprague SN74@2N
899981-991	19-Ø5585	I.C., 7476	Sprague SN7476N
<b>8</b> 99988-991	29-17394	Transistor, 2N3253	Motorola 2N3253
8 <b>999</b> 88- <b>99</b> 1	29-17781	Transistor, 2N3253	Motorola 2N3253
899989-991	15-01742	Transistor, 2N29Ø4	Motorola 2N2994
8 <b>999</b> 93- <b>99</b> 1		Diode, 1N4154	I.T.T. 1N4154
8ØØØ95-ØØ1	11-Ø4861	Diode, 1N4002	I.T.T. 1N4992
899132-991	15-Ø3121	Transistor, DPC2Ø5A	Motorola 2N2369
899133-991	15-Ø187Ø	Transistor, 2N2894	Motorola 2N2894
	29-16780		
899186-991	29-16839	I.C., OP AMP LM711CN	Natl' Semicond.
			LM711 CN
8ØØ187-ØØ1	29-17875	Diode, Z 5.6V IN5232	Motorola IN5232
	29-17909		
8 <b>99</b> 188- <b>99</b> 1	29-16804	Diode, Z 9.1V IN757A	C.D.C. IN757A
800188-001	29-16831	Diode, Z 9.1V IN757A	C.D.C IN757A
899188-991	29-17785	Diode, Z 9.1V IN757A	C.D.C. 9M757A
899199-991	29-16781	SCR, TRIAC 2N4213	Motorola 2N4213
8 <b>99199-99</b> 1	29-16781	SCR, TRIAC 2N1595	Fairchild 2N1595
899191-991	29-16782	Transistor 2N1597	Motorola 2N1597
8ØØ192-ØØ1	29-175Ø9	SCR, 2N683	Motorola 2N683
800192-001	29-17934	SCR, 2N683	RCA 2N683
800195-001	29-16 <b>8</b> 29	OPAMP, LM7Ø7 CN	Nat'l Semicond. LM 709CN
944105 441	29-17906	OPAMP, LM7Ø9CN	Nat'l Semicond.
8ØØ195-ØØ1	29-1/990	OFAMP, LM/99CN	Nat'i Semicond. LM 709CN
899219-199		Resistor, 1 1 w 1%	Dale
800210-205		Resistor, 2 1 w 1%	Dale
OppLIP-203		NOSISCOI, 2 I W 19	Date

PAGE	353	PAGE REVISION	0	PUBLICATION DATE	Marr	1972

Title	DATA PRODUCTS SEMI-CO	ONDUCTOR CREF (Continued)	Tech Tip Number LP01-TT-4
All	Processor Applicability	Author D. Oldham Rev	O Cross Reference
х		Approval H. Long Date 5/24	/72

DATA P's PN	DEC P/N	DESCRIPTION	MFG. NAME'S & P/N's
800214-001	29-17793	Diode, 1N 1192	Motorola IN1192
8ØØ21 <b>5-Ø</b> Ø1	15-Ø5819	Transistor, 2N3055	Motorola 2N3Ø55
899232-991		I.C., Memory TMS3000LR	T.I., TMS3ØØØLR
8ØØ349-ØØ1	29-17802	TRIAC, 2N5573	R.C.A. 2N5573
8 <b>99349-99</b> 1	29-17892	TRIAC, SC5ØB	G.E. SC5ØB
8 <b>99376+99</b> 1	29-15Ø43	TRIAC, 2N5574	R.C.A. 2N5574
899379-991		I.C. Data Comp 7486	Sprague SN7486N
899386-991	29-1779∅	I.C., 74193	Sprague SN74193N
899387-991	29-17791	I.C., 74Ø4	Sprague SN74Ø4N
800387-001	19-09686	I.C., 7494	Sprague SN7404N
800393-001	29-17792	I.C., DM8220N	Nat'l Semicond. DM8220N
800491-001		I.C., 7486	Sprague SN7486N
800516-001		Bridge, Diode SCBA 2	Semtech Alpac SCBA 2
899592-991	29-17875	Diode, Z 5.6v 1N5232	Motorola 1N5232

Added list of replacement semiconductors for LPØ8 Data Products Line Printers.

DP P/N	DEC No.	DESCRIPTION
8ØØ189 <b>-ØØ1</b>	29-17786	Diode No Equiv.
8ØØ21Ø-2Ø5	29-17936	Resistor 2.0 1W 1% Dale

digital	d	i	g	٥	t	а	
---------	---	---	---	---	---	---	--

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

16 Bit 🙀 18 Bit 😠 12 Rit 36 Bit 🔽 T.POT

Title MARK IV HAMMER DESIGN CHANGE Tech Tip LP01-TT-Number					
All	Processor Applicability	Author Derek Oldham	Rev 0	Cross Reference	
x I		Approval H. Long	Date 07/27/72		

Description: The Mark IV Hammer Module (Data Products Part Number 208-504-1; DEC Part Number 29-16783) is mounted to the hammer bank assembly by a hammer hold down screw which goes through the assembly and screws into a brass insert in the hammer module base.

Change Description: The hammer module base has been redesigned deleting the brass insert and adding its function as part of the plastic molded base. The hammer modules are interchangeable.

Effectivity: The change was incorporated in the 2000 series printers in mid January 1972.

Impact: The screws that mount the hammer modules to the hammer bank, are not interchangeable. The new hammer module takes a longer screw (P/N 231699-001). The screws used for the former hammer module is shorter (Data Products P.M. 211727-001; DEC Part Number 29-15025). If the new screw is used with the former hammer module, the screw will bottom out and the hammer module will not be held securely to the hammer bank. If the old screw is used with the new hammer module, the hammer module will not be reliably secured to the hammer bank.

Solution: A new screw will be supplies with each new spare hammer module. This practice bacame effective February 14, 1972. This screw must be used when installing a new spare hammer module.

Use screw (P/N 211727-001 - DEC P/N 29-15025) when replacing a new hammer module with a former hammer module spare.

In an emergency, the new screw may be used in the "brass insert" hammer module by adding 5 each #6 .015" thick flat washers or any combination of #6 washers which add up to .075". These washers are to be used in conjunction with the existing split lock washer and flat washer. The existing flat washer is #6 .015" thick.

Title	LP01 INFORMATION					Tech Ti Number	
All .	Processor Applicability	Author	J.	Lacey	Rev	0	Cross Reference
X		Approval	w.	Cummins	Date 07/3	1/72	

Due to the mechanical construction of the LP01, it is a difficult and time consuming procedure to adjust the pickups for character (CHPO), index (INFO), and line strobe (LNSTPO) signals. Furthermore, the maintenance manual does not include the voltage levels or the kind of signals one might expect to see on the output of the pickups.

Test Set-Up for adjusting these signals:

#### Character Pickup

- 1. Bring printer to "READY" condition.
- Set oscilloscope as follows:

a. time/div = 2 msb. channel 1 volts/div = 0.1 volt (X10 probe)

 Observe CHPO at A3A15 pin 28. It should be at least four (4) volts peak to peak with the positive peak being a minimum of 2.5 volts. If need be, adjust\* and/or replace the pickup.

#### Index Pickup

- Bring printer to "READY" condition.
- Set oscilloscope as follows:
   a. time/div = 10 ms

b. channel 1 volts/div = 0.1 volts (X10 probe)

 Observe INPO at A3A15 pin 38. It should be at least 2 volts peak to peak; if it isn't, adjust\* and/or replace the pickup.

#### Line Strobe Pickup

- Remove paper from printer.
- 2. Remove all paper fault indications (tape down the switches).
- 3. Bring rinter to "READY" condition.
- Replace print inhibit switch in the inhibit position.
- Enter continuous form feed (refer to Tech Tip 81, Section 17, Paragraph E.)
- Set oscilloscope as follows:
   a. time/div = 50 ms
  - b. channel 1 volts/div = 10mv (X10 probe)
- Observe LNSTPO at A3A15 pin 48. It should be at least 0.3 volts peak to peak. If need by, adjust\* and/or replace the pickup.

COMPANY CONFIDENTIAL

NOTE: The above voltage levels are minimum acceptable and larger signals are desired.

#### \*To adjust Pick-UP

1. Loosen the locknut on pick-up.

\* CAUTION \*

Do not allow code wheel to hit pick-up as damage can occur.

- Thread pick-up in or out until desired signal is obtained.
- 3. Tighten locknut; ensure pick-up does not move.

PAGE 356

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator LP01

12 Bit X 16 Bit 🔀 18 Bit X 36 Bit 🔽

Title	LP01/LP02 PRINT Q	Tech Ti Numbe		
All	Processor Applicability	Author J. Lacey	Rev 0	Cross Reference
×		Approval W. Cummins	Date 07/31/72	

There are many factors which contribute to print quality on a drum-type line printer. In fact, the very method by which the character is printed on the paper causes slight blurring and, at the same time, puts great stress on the paper. However, good print quality can be obtained if adjustments are made properly and a good grade of paper is used.

The ensuing discussion assumes that the following items have been checked and are in accordance with specifications. six (6) items directly effect the print quality and adjustments must be performed as described.

All references will be in the DATA PRODUCTS CORPORATION TECH-NICAL MANUAL unless stated otherwise.

- Power Supply Voltages (Paragraphs 5-21 through 5-25)
- 2) Hammer Drive Current (Paragraph 5-31)
- 3) Hammer Flight Time (Paragraph 5-33)
- 4) Paper Feed Velocity Command (Paragraph 5-35) 5)
- Paper Drive Belt Tension (Paragraph 5-39)
- Phasing (Paragraph 5-53, 5-57 for LP02)

The following items and/or adjustments will be covered in this discussion:

- A) Reversing the printer ribbon.
- Cleaning the ribbon and the paper tension bar. B)
- C) Checking ribbon tension.
- D) Type of paper.
- E) Paper tension.
- F) Paper feed.
- G) Cleaning the character drum.
- H) Copies control lever.
- Proper care of the printer ribbon is of vital importance for good print quality. It should be pointed out that the first hour or so of printing with a new ribbon will probably result in some ink splatter. Best results will be obtained during the third to tenth hours of print time for most ribbons; however, by reversing the top and bottom ribbon spools after 6-8 hours, up to 15 hours of good print quality may be real-The additional time gained is due to the fact that in normal use, printing is left justified, thereby placing a greater stress on the left side of the ribbon. Consequently the ribbon wears more on the left side causing skewing and its associated problems. By reversing the ribbon the strain is placed on the virtually unused portion, thus balancing the strain and allowing the heavily used side more time to relax and absorb ink from other parts of the ribbon.

Title PRODUCTS 2310) (Continued)  Tech Tip Number LP01-TT- 7					
All	Processor Applicability	Author Jim Lacey Rev	0 Cross Reference		
1 %	1	Approval W. Cummins Date			

- B) Ribbon and paper dust will accumulate on the paper tension bar (figure 1-8) and also become trapped in the ribbon as it winds on the spool. This will cause a smearing effect on the first copy of the printed paper when allowed to accumulate in sufficient quantities. Regular cleaning of the ribbon and the paper tension bar with a brush or other suitable tool should eliminate this problem.
- The ribbon tension should be checked to insure that the drag C) current is being applied to the ribbon take-up motors. This may be checked in the following manner:
  - With power on, open the drum gate and swing out the drum assembly.
  - Check the drag current for the upper take-up by holding the lower ribbon spool and rolling the upper ribbon spool so that the ribbon goes slack. Now by releasing the upper spool, it should automatically rewind and pull the ribbon taut.
  - Perform this same type of procedure for the lower ribbon 3) take-up.
- D) The type of paper used will have an extremely important effect on print quality, particularly when using multi-part paper. An evaluation was conducted to determine the best six-part paper with carbons for use. The results are as follows:

Moore Business Forms, Inc. First Choice:

Paper Weight:

11 pound multirite 6 pound tab back Carbon Weight:

Performance: Good Print Quality, Copy #6: Dark, Distinct

Second Choice: Standard Register Company

10 pound Stancote (copies 1 through 5) Paper Weight:

15 pound Stancote (copy 6) Carbon Weight:

#512 (Carbons 1 through 4

#510 (Carbon 5)

Good Performance: Print Quality, Copy #6: Medium to light, Distinct

Third Choice: Royal Business Forms, Inc.

Paper Weight: 11 pound, Form 811-3

Carbon Weight: Unlabeled

Performance: Good

Print Quality, Copy #6: Dark, somewhat blurred

digital

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

K 12 Bit

16 Bit X

18 Bit 🗓 36 Bit 🔀 LP01

Title	LP01/LP02 Print Qu	Tech T Numbe	Tech Tip LP01-TT- 7 Number	
	(Continued) Processor Applicability	Author J. Lacey	Rev 0	Cross Reference
All X	11111	Approval W. Cummins	Date	<u> </u>

- Paper tension is also quite important with respect to print quality on multi-part paper. A good rule to follow is to tension the paper as tightly as possible without introducing paper feed problems. Two methods may be employed to determine if paper feed problems exist, and may be used together as a comprehensive test. First, run test #6 of the LP08 diagnostic (Maindec-8I-D2AA). It this runs satisfactorily, you can be relatively certain that no problems exist in this area. Second, cause paper to skew at the maximum rate. This can be done when the printer is not ready by initiating a manual form feed and then pressing the form feed switch again and holding it prior to the completion of the form feed. This will cuase a continuous slewing of paper at the maximum rate.
- F) The paper feed should also be checked to insure that when the paper is not in motion a reverse current is applies to the paper drive motor to hold the paper stationary when printing occurs. This may be checked in the following manner:
  - 1) With power off, grasp the paper drive belt and pull it so that the paper tractors move in an upward direction. This should be the only direction that the tractors can be moved. You should be able to accomplish this with very little effort.
  - 2) With power on, move the paper tractors in the same manner as above. It should now be quite difficult to move the tractors due to the reverse current being applied to the motor.

The symptoms which accompany a loss of reverse current are uneven spacing between lines and a double image on the top copy of print.

G) Regular cleaning of the character drum is necessary for good reproduction on multi-part paper. The number of copies obtainable on a printer are prinarily determined by the force with the hammer strikes the paper and the height of the characters on the drum. Hammer force cannot be changed without danger of damaging the hammers or hammer driver cards. And it is obvious that the height of the characters cannot be increased but we can take advantage of the full height of the characters by cleaning the print drum and removing any accumulated ink and debris regularly.

Title	LP01/LP02 PRINT Q	Tech T	Tech Tip Number LP01-TT-7		
All L	Processor Applicability	Author	J. Lacey	Rev 0	Cross Reference
IXI		Approval	W. Cummins	Date 07/31/72	

The setting of the copies control can also effect print There is very little information concerning this adjustment, because all it does is allow you to change from single copy to multiple copy paper. This is accomplished by moving the hammer bank exactly the thickness of the paper, thus maintaining the same hammer flight time. It is possible, depending on the thickness of paper used, when changing from single copy to multiple copy paper that the copies control lever will need to be set at a position other than the one that corresponds with the number of copies being printed. When the copies control is out of adjustment it can cause one of two problems. First, if the hammer bank is too close to the paper, the hammer flight time is shortened and the top of the characters are lost because the hammer strikes the character drum too early. In extreme cases, paper jamming can result. Secondly, if the hammer bank is not close enough, the flight time is increased and the bottom of the characters are lost. The increased flight time also means that the hammer strikes with less force and degrades the print quality on the back copies. In extreme cases, hammers may be damaged.

This information was made possible largely through the efforts of John Benton.  $\,$ 

Ti	tle	LP01/LP02 HAMMER/HAMMER DRIVER FAILURE						Tech Tip Number LP01-TT- 8	
A		Processor Applicability	Author	J.	Lacey	R	ev	0	Cross Reference
Z	$\perp$		Approval	W.	Cummins	Date			

Upon the failure of a hammer driver module it is possible that a hammer may be destroyed, which in turn could cause damage to the replacement hammer driver module.

Before replacing a failed hammer driver module it is advisable to insure that none of the hammers were damaged. This can be accomplished by removing all of the hammer driver modules and taking resistance readings across each of the hammers. If the resistance of any hammer is not bewteen 15 and 20 OHMS (nominal 18 OHMS) it should be considered bad and replaced.

Title	LP01/LP02 HAMMER F	p LP01-TT-9			
All	Processor Applicability	Author R. R	Rasmussen Rev	0	Cross Reference
X		Approval W. C	Cummins Date 07/	31/72	

Calibration of hammer flight time in the LPO1 Technical Manual starts (for LPO2) at paragraph 5-32. After adjusting hammer #1 per paragraph 5-33c3, follow the following procedure.


NOTE: References to LP02 that are different than LP01 are shown in parenthesis.

1) Set oscilloscope as follows:

Switch or Control	<u>Setting</u>
Mode Coupling Mode Triggering slope Triggering source Triggering Channel A & B wolt Input channel mode Time Base	A & B alt AC Neg. Int. Channel 1 only .5V per CM (X10 probes) AC 2 ms per CM
X10 Multiplier	ON

- 2) Channel A should be on A3-22B (Hammer #1) (A3-4B) Channel B should be on A3-22H (Hammer #2) (A3-4H)
- 3) Adjust scope's vertical and horizontal position for following signals:


FIGURE -1A




PAGE 361 PAGE REVISION A PUBLICATION DATE May 1974

Title	LP01/LP02 HAMMER (Continued)	FLIGHT TIME ADJUSTMENT	Tech Tip Number	
All .	Processor Applicability	Author R. Rasmussen Rev	0	Cross Reference
L X		Approval W. Cummins Date		

- The wave form seen is the negative portion of a 65V negative pulse.
- 5) Now reset scope to ADD channel B INVERTED. The waveform now seen should resemble the waveform shown below. The dotted area drawn inficates the error and should be adjusted out by turning appropriate allen screw adjustment.



- 6) Refer to table 5-5 and connect channel B probe to test point of hammer to be adjusted with hammer #1 as reference.
- 7) Adjust hammer 3 through 20 (24) per figure 2A.
- 8) Change to zone 1 and 2 on interface test board. Multiple waveforms will be observed as zones are added.
- 9) Change scope setting from ADD to Channel A. Now adjust hammer #21 (25) so it falls simultanwously with waveform producted by Hammer #1. The hammer #1 and hammer #21 (25) waveform will look similar to Figure 3A.



# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator LP01

12 Bit 🗵 16 Bit 💢 18 Bit 💢 36 Bit 🔀

Title	LP01/LP02 HAMMER FLIGHT TIME ADJUSTMENT (Continued) Tech T					p LP01-TT - 9
All .	Processor Applicability	Author	R. Rasmussen	Rev	0	Cross Reference
×		Approval	W. Cummins Date	07/3	1/72	

- 10) After hammer #21 (25) has been adjusted, change scopes setting back to ADD channel B inverted. Now adjust hammer 22 (26) per Figure - 2A. Adjusting out error pulse. Continue by adjusting hammers 23 (27) through 40, then change interface card for zones 1, 2 and 3.
- 11) Now adjust hammer #41 (49) to coincide with hammer #1 and 21(25).
- 12) Adjust hammer #42(50) through 60(72) as hammers 2-20(24) and 22 40(26-48) were adjusted.
- 13) Change zones to 1, 2, 3, and 4.
- 14) Adjust hammer 61(73) to coincide with hammers 1, 21, 41, (1, 25, 49).
- 15) Now adjust hammers #62(74) through 80(96) as hammer 2-20(2-24), 22-40(26-48), and 42-60(50-72) were adjusted.
- 16) For LP02's continue adjusting hammers in zones 5 & 6 in the same manner. (That is; hammers 97 through 120, and 121 through 132). This should provide a faster (3-4 times) and much more accurate setup for the hammers.

Title	ELIMINATION OF AUTOM	ATIC PERFORATION ST		Tech Tip LP01-TT-10
All	Processor Applicability	Author H. Fitek	Rev	A Cross Reference
×	8 8111	Approval W. Cummins	Date 07/3	31/72

How to prevent automatic perforation stepover.

2310 printer (80 Col.)

Vendor Serial Numbers 041, 153, 159, 165, 080, 093, 124, 133, 134, 144, 156, 157, 158, 159, 160, 167, 168, 175, 178, 179, 180, 182, 186, 187, 188, 189, 190, 191, 192, 193, 194, 197, 198, 199, 200, 201,

203 and up through #555. Serial #556 & up do not have auto perforation stepover.

- Remove wire between A9-32 and A4-25
- Remove wire between A9-10 and A4-20
   Add wire between A4-20 and A4-28.

For all other serial numbers, remove wire between A9-32 and A4-25.

PAGE 363 PAGE REVISION C PUBLICATION DATE July 1974

=
-
دے
_
_
_
حے

Title	DATA PRODUCTS C.I.B.	(AZ=19	Substitution)	Tech Ti Numbe	
All	Processor Applicability	Author	R. Shelley	Rev <sub>0</sub>	Cross Reference
x		Approval	W. Cummins	Date 07/31/72	

A customer information bulletin from Data Products is as follows:

LI

## Change Description:

The AZ-19, Hammer Interlock, circuit board assembly (P/N 212500) is being replaced by an AZ-167 (P/N 215565). The reason for this change is to improve voltage loss detection. The AZ-167 will perform the function of the AZ-19 and voltage monitor circuit (P/N 214278-2).

The paper guide/ribbon guide assembly (reference 2410 Manual Fig. 3-4) is being eliminated. This change will simplify mechanical alignment and make the units less susceptible to operator abuse. The change also reduces "smudging" by minimizing unwanted contact between paper and ribbon.

### Effectivity:

The AZ-167 will be incorporated at S/N 2525 scheduled for October delivery. The AZ-167 can be used interchangeably with the AZ-19 in all units. The AZ-19 cannot be used in units above S/N 2525. This change will also be implemented in the Model 2310 in the near future.

The paper guide/ribbon guide will not be used after S/N 2492.

Title	INSTALLATION OF AUTO	MATIC PE	ERFORATION S	TEPOVER	Fech Tip LP01-TT-12 Number
All	Processor Applicability	Author	W. Cummins	Rev 0	Cross Reference
الآا		Approval	W. Cummins	Date 07/31	_/72

All Data Product Line Printers (2310-80 column) delivered to DEC that are above Data Product serial number 556 DO NOT HAVE automatic perforation stepover installed. If you have any customers who desire this feature, the following change must be made:

Add a wire from 9-27 to 4-25 on the logic cage.

Title	LP01 96-Character Dr	T	ech Tip lumber LP01-TT-13	
All	Processor Applicability	Author J. Lacey	Rev 0	Cross Reference
171		Approval W. Cummins	Date	

The LPO1 normally has a 64-character print drum, but as an option a 96-character print drum is available. Unfortunately there is very little information in the Data Products Corporation Technical Manual regarding this option, which has caused some concern. The following provides additional information.

1. Nonprintable Code Detector (Figure 6-7) Pin 31 on the input is grounded thus making 140 through PAGE 364 177 legal. digital

## FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator

Tech Tip Title LP01 96 CHARACTER DRUM (Continued) LP01-TT-13 Number Processor Applicability Author Cross Reference J. Lacev Rev All Approval Date W. Cummins 07/31/72

Character Code Wheel (Figure 5-23)
In paragraph 5-55 step 3, substitute "N and O" in the place of "=a".

Title	PROBLEMS ATTRIBUTE	D TO THE		Tech Tip Number LP01-TT-14
All .	Processor Applicability	Author	D. Oldham Rev	0 Cross Reference
ليا		Approval	H. Long Date 8/15	/71

Most static eliminator problems are caused by dirt, and can be corrected using the following procedure.

NOTE: Item numbers in brackets refer to drawing below.

- Clean the bar or wand itself by brushing the dust off the wires and associated holes in the bar. Wipe the entire bar with an Ispropyl Alcohol dampered cloth removing all dull residue from the plastic.
- Remove the cable end from the transformer (item 4) and polish with fine sandpaper.
- Clean the spring loaded pin in the center of the transformer connector (item #3).
- Carefully disassemble the cable connection at the wand, removing
  - a) the cable
  - the threaded rod adapter with the spring loaded pin contacts and be careful the plastic is soft and deforms easily.

Now clean and polish the contacting surfaces (items 1 and 2).

- Reassemble and test printer operation. If the same symptoms exist after performing the above procedure, check the eliminator bar. Using a medium length, flat bladed, plastic handled screwdriver.
  - a) With power on ground the shank of the screwdriver to the paper guide cage.

Title	PROBLEMS ATTRIBUTE	D TO THE STATIC ELI	MINATOR	Tech Tip Number	LP01-11-14
All	Processor Applicability	Author D. Oldham	Rev	0	Cross Reference
~		Approval H. Long	Date 8/15,	/72	

b) Advance a corner of the screwdriver blade towards the spring point in each orifice of the bar. There should be an ARC of between 1/8" and 1/4". No less than 1/8" and no more than 5/16".

Repeat this for each hole and point in the bar.

If any hole fails this test replace the bar.

If no ARC is present anywhere along the bar, do the following.


- Check primary power to the eliminator transformer.
   If OK, go the the next step.
- Replace static eliminator assembly (the assembly includes the bar).

Part Numbers for the above are:

115 Volts 50/60 Hz	Other Vols 50/60 Hz					
LP01 Bar29-17943	29-17943					
LP01 Transformer29-17944	Note 1					
*LP01 Assembly29-17520	Note 1					
LP02 Bar29-19364	29-19364					
LP02 Transformer29-17944	Note 1					
*LP02 Assembly29-19407	Note 1					

<sup>\*</sup>Assembly contains bar, cable, transformer and hardware.

Note 1: Specify voltage at time of order (i.e. 23 ØV).




digital

# FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit K 36 Bit X

Option or Designator LP01

Tit	(Continued) Numb								Tech Ti Numbe			
Al	!	Proce	ssor Ap	plicab	ility	Author	D.	Oldham		Rev	0	Cross Reference
x	:	-	- 1	1		Approval	н.	Long	Date	8/15	/72	



Title	Data Products Line P	Tech Tip Number LP01-TT-15	
All	Processor Applicability	Author R.K. Stannard Rev	0 Cross Reference
$ _{\mathbf{x}}$		Approval W. Cummins Date 10.1	.3.72

The end of a Line Printer ribbons life is often caused by stretching and skew problems, which eventually cause it to tear or maybe get jammed in the drum.

As most printers call for routine cleaning of the drum area on a weekly (maybe monthly) basis, it is a good idea to reverse the ribbon rolls (top to bottom) at this time to even out any stretching that has taken place and significantly improve ribbon life.

Title	itle LP01/LP02 ZONE CONTROL PROBLEM Tech Numb										Tech T Numbe	ip r LP01-TT-16
Processor Applicability					Author J.	Byeyer/D,	01dhanRev	ø	Cross Reference			
x		1						Approval W.	Cummins	Date 02/	16/73	

### PROBLEM DESCRIPTION:

Zone control logic resets to zone one somewhere in the middle of printed a line.

The problem may be very intermittent and may only occur when printing sliding alpha-pattern on full lines. A bad print line will be completely blank in one or more right hand zones, and the characters fron those zones will be printed over good characters in the left hand zones on the same line. Changing logic cards will not affect this problem at all.

### PROBLEM CAUSE:

A cracked hammer return spring generating noise on the +65 volt power supply.

### TROUBLESHOOTING:

- Visually examine all of the hammer modules. If the cracked spring cannot be seen, do the following:
- 2) The bad hammer module will be in the last zone printed before the zone control reset failure. Example: If the bad hammer is in zone 2, zones 1 and 2 will be over-printed, and zones 3 and 4 on an LP01 will be blank. On an LP02, zones 3 and 4 may contain characters from zones 5 and 6 (5 and 6 will be blank).
- Remove power from the printed and locate the +65 volt leads to the odd hammers. (Note! The +65 volt supply takes about three minutes to bleed off! Meter the lead on the hammer bank for no voltage.)
- 4) Pull the +65 volt lead to the odd hammers of the zone identified in step 2 and carefully insulate the lead from frame ground.
- 5) Apply power to the printer and see if the sliding alpha-print pattern still fails. (Note: The odd hammers will not fire in the zone where you pulled the +65 volt lead.)
- 6) If the zone control still fails, the bad hammer is one of the even hammers of the zone. If the print line is normal, except for not printing the odd hammers of one zone, the bad hammer is one of the odd hammers of the zone.
- Remove power from the printer and after checking the +65 volt lead for no voltage, reinsert the lead that yoy pulled in Step 4.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	LP01

Title	LP01/LP02 ZONE CONTR	Tech Ti Number		
All	Processor Applicability	Author J. Breyer/D.Oldham Rev	0	Cross Reference
х		Approval W. Cummins Date 02,	/16/73	

- 8) Pull a lead for the lowest numbered hammer in the bad zone, from either the odd or the even hammer bank as indicated by Step 6. Carefully insulate the lead from frame ground.
- Apply power to the printer and see if the sliding alphapattern still fails. (Note: The disconnected hammer will not fire in any case.)
- 10) If the print line is normal, except for one blank, column, you have found the bad hammer module. Replace it. (Data Products Part Number 208504-1; DEC Part Number 29-16783.)
- 11) If the zone control still fails, remove power from the printer and repeat steps 8 through 10 for each odd or even hammer in the bad hammer is located and replaced.

### WARNING!

The +65 volts for the hammers also goes to the A3 card cage. Careless troubleshooting can lead to disaster:

Title	DRUM GATE LIGHT B	p <sub>f</sub> LP01-TT-17		
All	Processor Applicability	Author Al Shimer	Rev 0	Cross Reference
x		Approval Harold Long	Date 02/26/73	

When drum gate light bulb burns outs the line printer will not go ready. It opens the +12V that starts the 10 second delay. If desired, a 1-2K resistor across the light socket will allow the logic level to get through when the bulb is open and will not affect normal operation with a good bulb.

Title	UPPER PAPER-OUT SWI	Tech T Numbe	p LPO1-TT-18	
All	Processor Applicability	Author R. Shelley	Rev ø	Cross Reference
	12 16 18	Approval F. Purcell	Date 9/11/73	LPO2

The upper paper out switch on the Data Products 2310 and 2410 printers may appear to be sensitive, causing the printer to go NOT READY intermittently.

Data Products makes the following recommendations:

- 1. Paper weight (single part) must be 15 lbs. minimum.
- Make sure the mercury capsule switch is mounted such that its contacts are in a horizontal plane.

Title	DRUM ASSEMBLY		Tech T Numbe	
All	Processor Applicability	Author R. Boehm	Rev 0	Cross Reference
x		Approval F. Miller	Date 12/1/73	

Two different 96 character drum assemblies exist for the LPØ1 line printer. The drum can be quickly checked to see which is which.

The old model drum assembly has a heart character on it and this drum is our part number 29-17942, Data Products P/N 215-361-001. The new model drum does not have a heart on it and cross references to Data Products P/N 218-840.

When ordering a new model drum order using the DEC P/N 29-21014.

Title	Intermittant Data Los	ip er LP01-TT-20		
AII	Processor Applicability	Author Jerry Sarasin R	ev 0	Cross Reference
L <sub>X</sub>		Approval Chris Ball Date Fe	eb 74	LP02-TT-14

Check all AM21 Modules on LP01 and LP02. If the shift register IC is a Texas Instrument Part #TMS3122 Module it should be sent back to Data Products for Warranty Replacement.

The Defective TI Shift Register may have been used on the following: LP01 (2310) Serial #2569-2730 (DP S/N) LP02 (2410) Serial #3720-3800

Title	Data Line Pull-Up Res	s is to <b>r</b> s		Tech T Numbe	ip r LP01-TT-21
All	Processor Applicability	Author Tony Mongillo	Rev	0 ,	Cross Reference
x		Approval Jerry Sarasin Date	8/13	/74	LP02-TT15
			-/	<u>,</u>	
Title	Hammer Current Monit		-/	Tech T Numbe	•
Title	Hammer Current Monit			Tech T	

Page 370

digital

## FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator

Title	LP02 PAPER RECEPTION	LE		Ted Nu	th Tip mber LP02-TT-1
All	Processor Applicability	Author	D. Oldh	am Rev O	Cross Reference
x		Approval	H. Long	Date 6/6/72	

All LP02's shipped from DEC after April 30, 1972, will have printed form receptacles.

For earlier printers; the receptacles are available from DEC. The price to the customer is \$90.00 plus installation charges at current rates.

The part number is 12-11025 and can be ordered through the Field Service Stockroom in Maynard.

CPL Tech Tip LP02-TT-2 Title LP01/LP02 Hammer Bank Magnets Number D. Oldham Cross Reference Processor Applicability Rev Author All LP01-TT-2 Approval H. Long Date 6/6/72 X

CPL Tech Tip Title DATA PRODUCTS SEMI CONDUCTOR CREF Number LP02-TT-3 Cross Reference Rev Processor Applicability Author D. Oldham ΑH Date 6/6/72 LP01-TT-4 х Approval H. Long

CPL Tech Tip Title Number LP02-TT-4 MARK IV HAMMER DESIGN CHANGE Cross Reference Rev Processor Applicability Author D. Oldham ΆII Date 6/6/72 LP01-TT-5 Approval H. Long x

# COMPANY CONFIDENTIAL

PAGE 371 PAGE REVISION 0 PUBLICATION DATE June 13, 1972

Title	LP02 CHANGES					Tech Ti Numbe	P LP02-TT-5
All	Processor Applicability	Author ]	R.	Shelley	Rev	0	Cross Reference
1		Approval ,	W.	Cummins	Date 06/	28/72	

 The AZ-19, Hammer Interlock, circuit board assembly (P/N 212500) is being replaced by an AZ-167 (P/N 215565). The reason for this change is to improve voltage loss detection. The AZ-167 will perform the function of the AZ-19 and voltage monitor circuit (P/N 214278-2).

The AZ-167 will be incorporated at S/N 2525 scheduled for October '71 delivery. The AZ-167 can be used interchangeably with the AZ-19 in all units. The AZ-19 cannot be used in units above S/N 2525. This change will also be implemented in the Model 2310 in the near future.

2) The paper guide/ribbon guide assembly (reference 2410 Manual Fig. 3-4) is being eliminated. This change will simplify mechanical alignment and make the units less susceptible to operator abuse. The change also reduces "smudging" by minimizing unwanted contact between paper and ribbon.

The paper guide/ribbon guide will not be used after S/N 2492.

Title		VER FUNCTION OF 2410	Tech T MODEL Numbe	
All .	Processor Applicability	Author Henry Fitek	Rev O	Cross Reference
		Approval W. Cummins	Date 07/31/72	

2410 MODEL

Remove wire between A26-22 and A15-57 Add a wire between A15-57 and A15-54

Title	LP01 INFORMATION		Tech Ti Numbe	
All .	Processor Applicability	Author J. Lacev	Rev 0	Cross Reference
$\mathbf{x}$		Approval W. Cummins	Date 07/31/72	LPO1-TT-6

- 1	Title	170.			
- 1		NOISE PROBLEM ON DATE	A PRODUCTS LINE PRINTER	Tech T	in
- [		Processor A. C. Livi	TRODUCTS LINE PRINTER	Numbe	
- 1	All	Processor Applicability	Author D D		
- 1	[	11111	B. Freeman	Rev 0	Cross Reference
Ļ	X		Approval B Committee Date		
			B. Cummins Date	07/31/72	LP01-TT-1

CPL

FIELD SERVICE TECHNICAL MANUAL Option or Designator digital 12 Bit 16 Bit X T.PO2 X 18 Bit X 36 Bit 😿

Title	LP01/LP02 PRINT QUALITY						ip LP02-TT-9
All	Processor Applicability	Author	J.	Lacey	Rev	0	Cross Reference
, l		Approval	W.	Cummins	Date 08/	08/72	LP01-TT-7

Title	LP01/LP02 HAMMER/HAMI	Tech T Numbe	ip LP02-TT-10	
All	Processor Applicability	Author J. Lacêy	Rev 0	Cross Reference
×		Approval W. Cummins	Date 07/31/72	LP01-TT-8

Title	LP01/LP02 HAMMER FLI	Tech Tip Number LP02-TT-11	
Aff	Processor Applicability	Author R. Rasmussen Rev	0 Cross Reference
X		Approval W. Cummins Date 07/	31/72 LP01-TT-9

Title	FORM-FEED OVER-SHOOT					LP02-TT-12
All	Processor Applicability	Author	Robert Shelley	Rev	0	Cross Reference
	8 9 11 12 15	Approval	Frank PurcellDate	02/0	08/73	

When the LP02 is sent a line-feed immediately followed by a form-feed, the paper will advance one line too far into the new page.

This is caused by a design error in the Data Products 2410 printer. This can be corrected by a change to the AG23 module slot 23 of card cage A3. See Fig. 6-9 gate Z6C of Data Prod. 2410 manual.

Cut the etch from Z6 pin 11 (signal FFFF\*), then tie Z6 pin 11 to 26 pin 1%. (Signal LSF2)

/mt

Title	RIBBON MOTOR STALLS Numb								Tech T Numbe	ip r LP02-13	
All	Processor Applicability				olicat	oility		Author Bill Kochman	Rev ø Cross Refer		Cross Reference
İ	' <sub> 8</sub>							Approval Day	te 9/1	4/73	

On 50 cycle systems the ribbon motor may stop intermittently towards the end of the ribbon. The Data Products ECO to fix this is to change R309 from 5.6K to 6.8K 1% 3W on the AZ15 module.

This applies to the DP2410 printers.

Title	INTERMITTANT DATA LOS	Tech Tip Number	LP02-TT-14	
All	Processor Applicability	Author Jerry Sarasin R	ev o	Cross Reference
х		Approval Chris Ball Date 2	/74	LP01-TT-20

This Tech Tip issued for cross reference purposes only.

Title D	ata Line	Tech T Numbe					
All	Processor	Applica	bility	Author Tony Mongillo	Rev	0	Cross Reference
Х				Approval	Date		LP01-TT-21

If an LP01 or LP02 is moved from an 8 system to an 11 system or vice/versa, it should be noted that different pull-up resistors are used with the 8 and 11 controllers. These resistors are located in the printer on the interface board (LP01-A3P25 card; LP02-A3P14 card). The interface board is located at the end of the 1/0 cable. The 8 should have 100 ohm pull-up resistors on the 7 data lines and data strobe line on the interface card. The 11 should have no pull-up resistors on the interface card.



7 Data Line Pairs 1 Data Strobe Pair 7 Data Line Pairs 1 Data Strobe Pair

Title	Hammer Current Monit	ip r LPO2-TT16		
All	Processor Applicability	Author Tony Mongillo Re	v 0	Cross Reference
х		Approval Jerry Sarasin Date 8/	27/74	LP01-TT-22

The Hammer Current Monitor that was installed in all LPO1's and LPO2's by ECO #LPO1-A0016 and LPO2-A0008 respectively or by Data Products at Manufacture should be checked at installation and at every scheduled P.M. to ensure that it is functioning properly.

The procedure for checking this monitor is given in the D.P. Manual and in the instructions for installing the ECO kit. The procedure requires a 150 ohm 10 watt resistor and a 500 ohm, 10 watt resistor. If they are not readily available, they are stocked in Maynard.

Page 374 150 ohm 10 w 29-15928 500 ohm 10 w 13-00331

# digital

# FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator

LP02

Title	DRUM MOTOR BELTS AND F	PULLEYS (LPØ1 vs LPØ2)	Tech Tip Number LP02-TT-17
All	Processor Applicability	Author Ray Alvarez Rev	O Cross Reference
х		Approval Dale Staupe Date 9/13	/74


This Tech Tip is to help Field Personnel order the right pulley and belt for a 64 character or 96 character LP01 and LP02 line printer. Through investigation we have found that our stock rooms have not been carrying the right pulleys for the 96 character LP02 line printer and have been shipping the standard 64 character pulley instead. We have outlined two tables for this use, table 1 is for the LP01 and table 2 is for the LP02, also included is a drawing designating the corresponding items.

Item; (A) is the drum motor pulley

Item (B) is the drum pulley

Item (C) is the drum motor
Item (D) is the drum motor belt

The stockrooms have been notified and this should eliminate any future problems.



PAGE 375

PAGE REVISION 0

PUBLICATION DATE Sept. 1974

Title	RUM MOTOR BELTS AND	PHILEYS (LP#) vs LP#2		ipLP02-TT-17 to LPD8
All	Processor Applicability	Author Ray Alvarez	Rev 0	Cross Reference
х		Approval Dale Staupe	9/13/74	

## TABLE 1 (LP01)

TIDDD 1 (DIVI)									
Drum Type	Frequency	DPC Motor P/N (DEC Part No.)	DPC Pulley P/N (DEC Part No.)	Pulley Des.	No. of Teeth				
64 Char	60 Hz	800 180-001	212712-4 (29-17489)	A	22				
64 Char	00 112	(29-15019)	212712-2 (29-19534	В	22				
96 Char	60 Hz	800 180-001	215603-1 (29-19531)	A	16				
		(29-15019)	215603-4 (29-19528)	В	24				
64 Char	64 Char Drum Motor Belt P/N 800 299-001 (29-15022)								
96 Char	96 Char Drum Motor Belt P/N 800 299-002 (29-19312)								

## TABLE 2 (LP02)

Drum Type	Frequency	DPC Motor P/N (DEC P/N)	DPC Pulley P/N (DEC P/N)	Pulley Des.	No. of Teeth
64 Char	60 Hz	800 514-001	216860-1 (29-18230) 216859-2	A	22
		(29-16800)	(29-18211)	В	22
96 Char	60 Hz	800514-001	216766-1 (29-21633) 216767-1	А	20
		(29-16800)	29-20015	В	30
64 Char	Drum Mot	or Belt P/N 800	299-005 (29-18208)	"D"	
96 Char	Drum Mot	or Belt P/N 800	299-006 (29-19130)	"D"	

Title					RROR ISOLATION	Tech Ti Number	
All	All Processor Applicability				Author Rick Huse	Rev 0	Cross Reference
	8's				Approval George Chais	solvate 4-4-74	LPD11-TT-1

This Tech Tip is issued for Cross Reference Purposes.

PAGE 376

	15	: :	20	FIE	D SE	RVICE TECHNICAL MA	ANUAL	Option or Designator
	9	UU	a i	12 B	it 🗷	16 Bit	36 Bit [	LP08
Title	LP	98 1	NTER	FACE,	INCOM	PLETE + 3V RUN		ech Tip umber LP08-TT-1
All	Processor Applicability Author R. Nunley Rev						Rev o	Cross Reference
X						Approval W. Cummins Da	ite	
				ng ins	truct	erfaces, it has been fo ions may fail: 62) clear line printer 64) load line printer p	characto	er flag.
						the micro-programme of the above.  66) clear flag, then lo	ed combin	nation
		pos to	itive B05 p	tuatio inte oins B	n occ rface 2 and	urs because the +3V sho (or LPO8-N-Ol negative E2 does not exist in t	own on pr interfa he wirin	rint LP-8-P-01 ace) connected ag.
		Som	e LP(	08's 1	ad a	oblem, add a wire from wire during production re it is as started abo	but it n	o B06 Al. nay be to the
		Thi bus	S COI	recti Inte	on sh rface:	ould be made to all pos $s$ .	itive ar	nd negative
		A f	ormal	ECO	to co.	rrect this will be issu	ed. (EC	O #LP08-00024)
					S	SUPPLEMENTAL ACT	TON	
					E	<b>TAKEN</b> ☑ <b>ECO</b> ८ <i>PO8 - ⊙</i> 2	4	

# ☐ TECH TIP\_\_\_\_\_\_\_ OBSOLETE

PAGE 377	PAGE REVISION	A	PUBLICATION DATE	January 1973
			1	Danuary 1973

Title	LPØ8 VFU PROBLI	ems			Tech Ti Numbe	P LP08-TT-2
All	Processor Applicability	Author	AL SHIMER	Rev	ø	Cross Reference
	СЦ	Approval	HAROLD LONG Date	1/12	/73	

- 1. Some intermittent problems on LP $\emptyset$ 8 printers with the VFU option have been caused by a missing pull up resistor. The VFU requires 9 pull up resistors on connector module loc. Al4, in printer logic. The missing 100 - resistor is from PTS. 11 to 122.
- 2. VFU diagnostic (Maindec Ø8-DILPD) was released to the program library November 28.
- An MCN for LPØ8 test (Maindec Ø8-DILPS) has been issued for printers with VFU.

FOC	FROM	TO
ØØ35	7775	7774
Ø734	Ø35Ø	ø367
Ø75Ø	Ø177	øøøl
Ø767	xxxx	Ø177

Title	SERIAL PRINTER INTE		Tech Tip Number	LPØ8- TT-3	
All	Processor Applicability	Author HAROLD LONG	Rev	n	Cross Reference
x		Approval BILL CUMMINS Da	te 02/1	6/73	

Setting interrupt enable is standard with serial printer interfaces; the rationale behind this convention is that serial processor devices (i.e., console TTY's) do not have interrupt enable/disable control and hence would interrupt on any flag. Therefore, assigning the printer as console output only reuqires redefining either its lot or inserting a simple software patch.

Initialize from the processor causes the interrupt enable flip-flop (M205 in A07) to set (Print 7606290-0-02) on power up. In order to run a program, such as focal, with the interrupts on, the line printer must be on line and ready. It would be desirable to clear the interrupt enable flip-flop with initialize to be able to run programs with interrupts without making patches to the software.

The following changes will clear the interrupt enable flip-flop:

	RUN	ADD	DELETE
+ 3V	A07Pl to A07L2		x
+ 3V	AO7U1 to AO7P1		x
+ 3V	AO7P1 to AO7L2	X	
INIT L	AO5Kl to AO7T2		х
INIT L	AO5K1 to AO7P1	X	
+ 3V page 378	AO7Ul to AO7T2	x	

digital	i t a l
---------	---------

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🖳 | 16 Bit 🔲 | 18 Bit 🔲

LP12

36 Bit 🗍

Title	HAMMERS FIRE ON POW	VER UP OR POWER DOWN	Tech T Numbe	ip LP-12;-TT-1
All	Processor Applicability	Author	Rev 0	Cross Reference
	12	Approval H. Long	Date 8 - 17 - 72	

This is caused by incorrect sequencing. Interlock Relay (K2) contacts don't make and break cleanly and more important; simultaneously.

Periodic cleaning and adjustment or replacment of K2 will eliminate this problem. Remember! Adjust the relay so that the contacts make and break simultaneously. This can be accomplished by visually checking or dual ohmeter readings.


Title	ANALEX	4000	GARBAGE	AND PAPER RUNAWAY	Tech Ti Number	
All	Process	or Applic	ability	Author BENOIT DIONNE	Rev	Cross Reference
х				Approval A. SHIMER Dat	e 9/27/73	

PROBLEM DESCRIPTION - Analex 4000 Line Printer aborts printing after "end Half Line Pulse" signal, then keeps on normally, one line being garbaged. Printer may also go into paper runaway.

PROBLEM ANALYSIS - Shuttle photocells are an integral part of input biasing circuit for photocell amplifiers (Data LSS Schematic). Photocell resistances will vary between units, and are also affected by ambient light. Conditions could be such that because of mechanical instability in shuttle linkage, they will output noise after turning on, resetting "shuttle complete flipflop" which will then enable "end half line pulse".

ACTION TAKEN - Lowering input impedance of Data LSS photocell amplifier to a predictable value by adding a 12K resistor between base and ground of input transistor. This mod was tried when unit was at fault and successfully solved problem.

NOTE - Same solution could be applied to other photocell circuitry (i.e., Feed, Code Wheel), should they become erratic.



# COMPANY CONFIDENTIAL

PAGE 379 PAGE REVISION


PUBLICATION DATE

Title	Number											ip r LP12-TT-3	
All	All Processor Applicability					Author	s.	LaMotte		Rev	0	Cross Reference	
8	9	10					Approva	Lou	Nay	Date	4/	17/74	

The Analex 4000 Lineprinter, has demonstrated a high failure rate of power supplies. This is an expensive failure, since the power pack cost over \$3,200.

It has been noted that the incorporation of a super muffin fan greatly improves the reliability of the power pack. The fan should be placed so the air flow is down, across the transformer. The dimensions of the muffin fan are so close to those of the printer frame that no screws are necessary.

- (1) Fan, Muffin Super-Pt #12-05033
- (2) Wiring connection is to terminal screws 1 and 2 of terminal strip TB1.



PAGE 380

CPL

## FIELD SERVICE TECHNICAL MANUAL

12 Bit 16 Bit M 18 Bit Option or Designator

LS01

36 Bit 🔀

Title	Centronic Printer Model	101 - Part # Confusion	Tech T Numbe	
All .	Processor Applicability	Author B. Lawrence		Cross Reference
X		Approval B. Dimbat	Date 6/28/73	

Subject: Two different parts with the same DEC part #.

Centronic printers model 101 with serial numbers 2105 or lower are 6 level ASCII code printers. Printers with serial numbers 2106 and higher are 8 level ASCII code printers.

The 6 level and 8 level ASCII logic wards are carried under the same 29 part number. The way the printers are now, 8 level ASCII cards cannot be used in the 6 level ASCII printers. The 6 level ASCII cards can be used in 8 level ASCII printers. The addition of 2 jumper wires in the 6 level ASCII printers will allow them to use 8 Level ASCII Logic cards. This way, modules can be interchanged and modules can be intermixed. The jumpers are as follows:

```
J7 pin 5 to J6 pin L (DS8)
J7 pin 6 to J6 pin E (DS7)
```

These jumpers can be put underneath the bottom of the Component Board Assy. Connector Board.

The Centronic part numbers for 6 level ASCII modules are as follows:

```
Electronic Card #1 - 63001030
Electronic Card #2 - 63001033
```

The Centronic part numbers for 8 level ASCII modules are as follows:

```
Electronic Card #1 - 63002302-2
Electronic Card #2 - 63002303-2
```

The Dec part numbers are as follows:

```
Electronic Card #1 - 29-19567
Electronic Card #2 - 29-19568
```

Title	CENTRONICS PRINTER	CLEANING PROCEDURE		Tech Ti Number	
All .	Processor Applicability	Author John Woelbern	Rev	ø	Cross Reference
L		Approval B. Lawrence	2/6/7	4	

The timing fence on the Centronics 101 and 101A printers can be destroyed by cleaning it with a solvent. The correct procedure, which is not mentioned in the 101 or 101A manuals, is to use a dry, clean cloth or mild soap solution, if necessary.

Title	CENT	RONICS	p LS01-TT-3						
All	Pro	Processor Applicability				ud Lawrence	Rev	0	Cross Reference
х					Approval	Dale Staupe	Date 4/24	/74	

The following P.M. is issued as a Tech Tip to speed the time in which it will reach the Field. The majority of it is written by CENTRONICS.

Frequency:	Quarterly - 3 months or 23.2 million characters						
	Semi-Annual - 6 months or 46.4 million characters N	о.					
Tools required:	Nut Drivers 5.5 mm 29-19886 6 mm 29-19887 8 mm 23-19888						
	Hex Keys 1.5 mm 29-18895 3/32 in 29-18896 3/32 in 29-19897 5mm 29-19897 5mm 29-19890 Jewlers Eye Loop 29-20065 Open End Wrenches 5 x 8 mm - 29-19891 5.5 x 7 mm 29-19893 8 x 10 mm 29-19894						
	Set of Decimal Feeler Gauges 29-13515						
Test Equipment:	Centronics Mini-Exerciser 29-21016						
Manuals Required:	Centronics 101 or 101A Technical Manual						
Lubricant Recommended:	Grease, Lubriplate 110 or NLGI-3 3 in 1 oil, Spray lubricant cleaner.						
Cleaning Material:	Two soft clean cloths, medium bristle cleaning brush, freon cleaning solution						
Time Required:	Quarterly 1 1/2 hours (approximately) Semi-Annual 2 hours (approximately)						
NOTE: DO NOT U	JSE FREON ON TIMING FENCE!						

	_		_	-		
d	ı	g	U	Ľ	a	l

# FIELD SERVICE TECHNICAL MANUAL

CPL Option or Designator

12	Bit	W

16 Bit X 18 Bit X

36 Bit x

LSOI

Title	CENTRONICS PRINTER	P.M. PROCEDURES	Tech To	
All	Processor Applicability	Author Bud Lawrence	Rev <sub>0</sub>	Cross Reference
х		Approval Dale Staune	Date 4/24/24	

# QUARTERLY P.M. (101, 101A)

Never apply any lubricants to either the forward or reverse clutch surfaces.

CHECK

	eithe	r apply any lubricants to r the forward or reverse h surfaces.	CHECK APPROPRIATE BOX
STEP	DESERVATE .	ppeersupr	
1	REFERENCE*	PROCEDURE Perform steps 1A to 1H to verify	
		printer operation.	
1A		Insert Centronics mini-exerciser into I/O connector or run 15 diagnostic	
18		Press ON/OFF switch.	
1C		Press SELECT switch	
1D		Allow several forms of data to be printed.	
1E		Deselect the printer by pressing the SELECT switch again.	
1F		Press TOP OF FORM switch to verify operation. Raise reader bracket HH-57 to check paper tape alignment with tight holes.	
1G		Create a paper out condition by re- moving all but one form from the printer. Press line feed button uniti PAPER OUT indicator turns on (101A Only). On 101 Printers, rotate paper feed knob HF-99 until PAPER OUT indicator turns on.	
1H		Select the printer. Printing should occur only when FORMS OVERRIDE switch is pressed. Turn power off.	
11	A-3 & A-4	Lower the left and right cover assemblies.	
1J	A-5	Remove front cover (4 screws).	
2	HD-33, HD-34, HE-32	Examine damper stoppers for loose pads on wear.	
3	HE-52	Clean timing fence with clean soft cloth. (Use mild detergent only if needed). CAUTION: DO NOT USE ANY ORGANIC SOLVENT.	
4	SECT. 5.2.13.3	Check gap alignment between fiber optic head and timing fence. Ensure that uniform gap of 0.012 to 0.020 in. exists. Adjust if necessary.	
5	HF-99 & FIG. 8-8 (a,b)	Pull paper feed knob to disengage form feed mechanism. Rotate knob in both directions to ensure that pin feed mechanism moves freely in both forward and reverse direc- tions.	

\*101 or 101A Technical Manual - Drawings HA through HL are found in section 8 of that manual.

PUBLICATION DATE April 74 PAGE 383 PAGE REVISION

Title	CENTRON	Tech Ti Number						
All	Proces	sor App	olicabilit	,	Author Bud Lawrence	Rev	0	Cross Reference
х		1			Approval Dale Staupe Date	4/24	1/74	

# QUARTERLY P.M. (101, 101A) CONT.

			CHECK APPROPRIATE BO
STEP	REFERENCE	PROCEDURE	
6	SECT. 5.2.8.3	Ensure pin feed belts are aligned. Adjust set-screws if necessary.	
7	FIG. 5-7	HEAD ASSEMBLY	
7A	SECT. 5.2.13.2	Adjust head assembly for maximum gap between head and platen. Remove head from printer carriage and head covers. Clean print wires on both sides of jewel with freon and medium bristle cleaning brush.	
7B		With the aid of a spanner wrench, align the end of the print wires bet- ween flush and .002 inch protruding from jewel.	
7C		Reassemble the head on the printer carriage.	
8	HA-45	Oil gap between gib and head.	
9	HA-2	Grease head adjusting knob ec- centric shaft located under HA-2.	
10	SECT. 5.2.2.3	CARRIAGE MECHANISM	
10A		Check for play between carriage and guide bar HE-8 and also guide plate HE-23. Adjust if necessary.	
108	HA-46, HA-48	Check for play between carriage and head bracket. Adjust screws if necessary. (Be sure that head ad- justing knob is free to turn.)	
10C	HE-8, HE-23	Oil and then wipe clean, carriage guide bar and plate.	
11	SECT. 5.2.9.3	FORM FEED MECHANISM	
11A	HH-14, HH-81	Lubricate Form Feed (FF) solenoid slide and FF clutch with spray lubricant cleaner.	
11B	HH-23, HH-74	Check for back play on cam backstop pawl HH-74, which rides on HH-23. Adjust if necessary by repositioning stop cam HH-23.	
11C	HH-14, НН-81	Check gap between the stop of FF clutch inside cam HH-14 and the solenoid slide on HH-81. Gap should be 0.007 to 0.011 inch. Ad- just if necessary by loosening screws (HH-83) and positioning FF clutch magnet (HH-80).	
11D	нн	Oil all shafts on form feed unit.	
11E	HH-71	Oil form feed motor in appropriate slot.	

LS01



# FIELD SERVICE TECHNICAL MANUAL

	CO.				$\overline{}$		_
12 Rit	[X]	16 Rit	<b>_</b>	18 Ri+	$\Box$	36 Bit	

Option or Designator

Title	CENTRONICS PRINTER	Tech T	r LS01-TT-3	
All	Processor Applicability	Author Bud Lawrence	Rev 0	Cross Reference
х		Approval Dale Staupe Da	ate 4/24/74	

	QUARTERLY	P.M. (101, 101A) cont	CHECK APPROPRIATE BOX
STEP	REFERENCE	PROCEDURE	
12	HH-28, HA-36, HB-49, HB-48, (2 belts)	Check tension on belts. Adjust if necessary to insure sufficient tauntness as specified in section 5 of the manual.	
13	HB (a), HB (b)	DRIVE MECHANISM	
13A	HB-51, HB-83	Check for end play on forward and reverse clutch. Adjust both HB-51 brackets to eliminate any end play.	
** 138	HB-87, HB-83, HB-82, SECT. 5.2.3.3 (Para. d)	Check for 0.008 to 0.012 inch gap between the rotor and armature on the forward and reverse clutches. Adjust if necessary. CAUTION: DO NOT APPLY ANY LUBRICANTS TO FORWARD OR REVERSE CLUTCH SURFACES.	
13C	HB, HE	Oil intermediate shaft HB-80 at bushings HE-7 (two locations).	
14	FIG. HI	RIBBON FEED MECHANISM	
14A	HI-44	Check for worn pads on left and right ribbon holding plates. Replace if necessary.	
148	HI-76	Oil ball bearing in slip clutch on ribbon drive shaft unit.	
14C	HI-4, HI-5	Grease clutch spring and sleeve.	
14D	HI-30, HI-103	Grease driving slide shaft ends at bushings HI-30 both ends.	
14E	н	Grease all metal to metal gear sur- faces.	
14F	н	Check all gears for proper meshing and wear.	
14G	HI-103, SECT. 5.2.10.2 (para. 5.c)	Verify that both ribbon spools rotate freely when driving slide shaft HI- 103 is in neutral position.	
14H	SECT. 5.2.10.2 (para. 6.a)	Engage driving slide shaft with bevel gear right HI-43. Manually move head carriage and verify proper ribbon tracking.	
141	SECT. 5.2.10.2 (para. 6.b)	Engage driving slide shaft with bevel gear left HI-59. Manually move head carriage and verify proper ribbon tracking.	
•• 15	A-3, A-4, A-5	Reinstall and align front cover with side covers.	
** 16		Repeat steps 1A thru 1H to verify correct printer operation. During step 1D, set the head adjusting knob HA-32 for good print quality.	

\*\*Quarterly P.M. only

0

PAGE 385 PAGE REVISION

PUBLICATION DATE April 1974

Title	CENTRONICS PRINTER F	Tech T Numbe	ip r LSO1-TT-3	
All	Processor Applicability	Author Bud Lawrence	Rev <sub>0</sub>	Cross Reference
X.		Approval Dale Staupe	Date 4/24/74	

# SEMI-ANNUAL P.M. (101, 101A)

For semi-annual P.M., perform the following steps in addition the quarterly P.M. steps:

			CHECK APPROPRIATE B
STEP	REFERENCE	PROCEDURE	
17	HB (a), HB (b)	DRIVE MECHANISM	
		NOTE: For ease in servicing the drive mechanism remove only one clutch and armature assembly at a time.	
17A	SECT. 5.2.3.2 (para. E1)	Remove forward clutch rotor HB-82, and clutch armature, HB-83, from drive mechanism.	
17B		Examine clutch surfaces and either clean with freon or replace if ex- cessively worn.	
17C		Apply a light film of lubricant on the exposed end of drive shaft HB-50.	
17D	SECT. 5.2.3.3 (para. D)	Reassemble forward clutch and armature. Check clutch gap for 0.008 to 0.012 inch between clutch surfaces. Adjust if necessary.	
17E	SECT. 5.2.3.2 (para. E2	Remove reverse clutch rotor HB-87 and reverse clutch armature HB-83 from drive mechanism.	
17F		Examine clutch surfaces and either clean with freon or replace if ex- cessively worn.	
17G		Apply a light film of lubricant on the exposed end of drive shaft HB-50	
17H	SECT. 5.2.3.3 (para. D)	mature. Check clutch gap for 0.008 to 0.012 inch between clutch surfaces. Adjust if necessary.	
171		Eliminate end play on forward and reverse clutch by adjusting both bushing brackets HB-51.	
18	A-3, A-4, A-5	Reinstall and align front cover with side covers.	
19		Repeat steps 1A thru 1H to verify correct printer operation. During step 10 set the head adjusting knob HA-32 for good print quality.	

CPI

		UL
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 💢 16 Bit 💢 18 Bit 💢 36 Bit 💢	LS01

Title	CENTRONICS PRINTER THIT/THAM Number									
All .	Processor Applicability				ility		Author B. AWRENCE	Rev (	1	Cross Reference
X							Approval P. LAWRENCE	Date 2/6/7	74	

Model 101/101A Wiring Harness Change.

Reference: Centronics FCB #106/107 for the printer Model 101/101A.

To increase the current-carrying capacity of the ± 12 volt and +5 volt return line in the Model 101/101A printers, the wires to Pin 1 and Pin 8 of J12 are to be interchanged. Wire W64 should be connected to Pin 1 when you complete the switch. Pin 1 on the connector board is the heavier run.

J12 is the connector which plugs into the rear of the connector board #63002332 on the 101/101A printer.

This change updates wiring diagram #63002333 from Revision B to C and Interconnection Diagram #63002330 from Revision A to B.

This keeps the mother board from lifting etches when a short occurs.

Title				Tech Ti Numbe	LSO1 - TT-5
All	Processor Applicability	Author B. Lawrence	Rev	0	Cross Reference
\alpha\"x		Approval B. Lawrence	Date 2/6/7	74	

### INTERMEDIATE SHAFT W/PULLEY, MODEL 101/101A

The Tech Tip is divided into two parts: (1) details for the preventive maintenance procedure as applied to the intermediate shaft w/pulley (HB-80), as well as. (2) the removal/replacement of this shaft.

## PART 1 Preventive Maintenance of Intermediate Shaft Assembly

- A. MATERIAL REQUIRED
  - 1. Technical manual
  - Screwdriver, flat blade (medium)
  - 3-in-l oil (or equiv.)
- B. TIME REQUIRED: 1/4 Hr.
- C. PREPARATION
  - Remove all external accesory covers, necessary screws and washers including screws to cover assembly, base (Figure 4-2, Section 8).
  - Remove entire cavity assembly 63001105-1 at back of printer.
  - Remove power driver board assembly 63002242 at front of printer.
  - Tilt machine backwards, 90 degrees from site position, to expose underneath portion of printer.
- D. PREVENTIVE MAINTENANCE OF INTERMEDIATE SHAFT
  - NOTE: That preventive maintenance of this assembly is applied on a quarterly basis and must be maintained to ensure proper operating function.
  - Apply 3-in-one oil (or equiv.) to felt washers (HB-26) located on shaft in front of bushings (HB-7).

ODI

		CPL
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	LS01

Title	Centronics Printer	Intermediate Shaft		Tech Ti Number	
All	Processor Applicability	Author B. Lawrence	Rev	0	Cross Reference
X		Approval B. Lawrence	Date 2/6/7	4	

PART 2 - Removal/Replacement of Shaft (HB-80)

### A. MATERIALS REQUIRED

- Technical manual
- 10 millimeter wrench (open-end)
- Screwdriver, flat blade (medium) 5/64-inch allen-wrench
- 3-in-1 oil (or equiv.)
- 6. Loctite (or equiv.)
- B. TIME REQUIRED: 1 HR.

## C. PREPARATION

1. Perform steps 1 through 4 as found in Part 1, Para. C.

### D. PRINTER PARTS REMOVAL

- 1. Remove intermediate pulley (HB-30) by removing nut (HB-28) and washer (HB-29). Slide belt (HB-48) off the pulley prior to removal.
- 2. Loosen pulley (HB-22) on intermediate shaft (HB-80) by loosening two set-screws (HB-23). Slide off pulley belt (HB-48).
- 3. Pull out pinned pulley and shaft (HB-80) toward front of printer. This step will free pulley (HB-22) and felt washers (HB-24, 26).
- E. INSTALLATION OF INTERMEDIATE SHAFT W/PULLEY (REF: Fig. 8-6 (HE)) Perform the following steps prior to installing pinned pulley and shaft (HB-80).
  - 1. Check that shaft bushings (HE-7) are secure in printer machine support.

Title	Centronics Printer	Intermediate Shaft	Tech T Numbe	
All	Processor Applicability	Author B. Lawrence	Rev <sub>0</sub>	Cross Reference
x		Approval B. Lawrence	Date2/6/74	

- Secure loose bushings by using loctite (or equiv.) on outside surfaces that contact base frame of printer. Clean surrounding support holes prior to installation. Avoid loctite touching inside surfaces of bushings where shaft rotates. Clean interior shaft hole of bushing.
- Lubricate inside surfaces of bushings and shaft with 3-in-1 oil (or equiv.) (Refer to Figure 1)
- Add a few drops of oil (3-in-1) (or equiv.) to felt washers (JB-24, 26) of shaft prior to installation.
- Ensure that at least one set-screw (HB-23) of pulley (HB-22) is installed in groove of shaft prior to tightening.

## F. RE-ASSEMBLY

- 1. Reverse para. C, steps 1 through 3 but note the following:
  - a. When reversing step 1 to install pulley (HB-30), make sure pulley belt (HB-48) is placed over the hole when pulley shaft (HB-27) is inserted so that it can slide over spur gear of pulley (HB-30).

## G. POINTS TO CHECK

- Ensure that main motor pulley (HB-91) is in direct alignment with intermediate shaft pulley (HB-22) by adjusting, if necessary, motor and bracket (HB-9) parallel to front paper pan (HB-89) by sighting straight jown on the top of two slotted-head screws (HB-12) of the motor mounting bracket (HB-9) and align these screws parallel with the front of the paper pan.
- 2. With forward and reverse pulley belts (HB-48, 49) and main motor pulley belt (HB-48) in place, adjust eccentric on intermediate pulley (HB-30) shaft when main motor is running. The adjusting screw is located on shaft (HB-27) toward back of printer when shaft and pulley (HB-30) is inserted properly for forward clutch pulley drive. Test is based upon smooth running performance of gearing with minimum noise. When satisfactory conditions are met, lock up nut (HB-28) and lock washer (HB-29) with 10 millimeter open-end wrench while at the same time holding correct adjusting screw position with screwdriver.
- 3. Adjust belt tensions, if required. (Refer to technical manual Section 5, page 5-14).

# digital FIELD SERVICE TECHNICAL MANUAL Option or Designator LS01


Title	de Centronics Printer Damper Spring			p ' LS01-TT-6
ΔII	Processor Applicability	Author B. Lawrence Re	ev O	Cross Reference
AN I		Approval B. Lawrence Date 2	2/6/74	

The spring (H-31) on the damper assembly has been changed. However, the old spring has not been obsoleted and is completely interchangeable with the new type spring.

The old type spring is "L" shaped, and the new type spring is "U" shaped. The Centronic part number for both springs is the same: 525661001. The DEC part number is: 29-19583. This part number will get you an "L" shaped spring.

Title Centronics Printer - Video Amplifier			Tech Tip Number	
All	Processor Applicability	Author J. R. Kriesick - FR Rev	0	Cross Reference
<sup>XX</sup>		Approval Bud Lawrence 0.2. Date 12/2	8/73	

- Adjust or casek adjustment of timing fence and fiber optics bundle according to the procedure in Centronics Technical Manual, or LSO1-TT-3, Step #4.
- Checking input to Video amplifier (Reference Schematic of the Video Amplifier).
  - A. Place scope probe at the junction of Rl, base of Ql, and the photo cell.
    - i. Set up scope channel 1, A.C.; 20 MV/CM at 1 MS/CM using a 10x probe.
    - ii. An input signal of approximately .5 to .6 VPP will be observed by manually moving the video amp. assembly along the timing fence.



PAGE 391 PAGE REVISION 0 PUBLICATION DATE APRIL 1974

CPL

Title Centronics Printer - Video Amplifier   Tech Tip   Number   SO1-II-				I \$01-TT-7
AU	Processor Applicability	Author J. R. Kriesick - PR Rev	0	Cross Reference
췙		Approval B. Lawrence Date		

- 3. Output of the Video Amp. (Reference schematic of Video Amp.)
  - A. Place scope probe at the junction of R6, R7, and the collector of Q3, or at Pll pin 6.
    - i. Set up scope channel 1, A.C., .2V/CM at .5 MS/CM using X10 probe.
    - ii. Manually or under program control move the video amp along the timing fence. A good video amp will produce a sawtooth output signal with an amplitude of approximately 4 volts.



Title	Centronics Line Feed Delay Problem N			LS01-TT-8
All	Processor Applicability	Author Bill Kochman	Rev 0	Cross Reference
X		Approval B. Lawrence	Date 2/6/74	

Many line feed problems can be corrected by increasing the LF delay from 15ms to 18 ms. Adjust R54 on Electronic Cord #1, scope ME 17, one shot. This tech tip applies to the Centronics Model 101/101A.

		CPL
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	1.501

Title CHANGE R-38 ON POWER	DRIVER BOARD	Tech Tip Number	LS01-TT-9
All Processor Applicability X	Author B. LAWRENCE Rev Approval B. LAWRENCE Date 2/6/	0	Cross Reference

Starting at artwork revision C9\* on Power Driver Board #63902242, the value of resistor R38 is being changed as follows:

180 ohms, 2W, 10% 470 ohms, 2W, 10% DFC #13-00321-00

This increase in the value of R38 will reduce the power dissipation of 927.

Title	ON/OFF AUTOMATIC MOT	OR CONTROL	Tech Ti Number	
AII .	Processor Applicability	Author Dale Staupe	Rev B	Cross Reference
х		Approval B. Lawrence	Date 4/29/74	

Centronics Corporation has come out with an option for their Models 101/101A printers which shuts off the AC Voltage to the main drive motor during standby operation, 6 to 10 seconds after printing data or a paper movement command. The main drive motor is turned on immediately upon receiving characters to be printed or a paper movement command. This option saves wear on mechanical parts and reduces standby noise. With the addition of this option, the life of the printer is considerably longer as well as the mean time between failures. This option is highly recommended for all machines. The branch should sell the option to the customer for \$150,(this is the installed price)whether the machine is on contract or not. If the customer doesn't want to buy the option, it would benefit the branch to install this option at DEC's cost, \$50. Fither way, the life of the printer is increased and the number of service calls should decrease. The branch can order the option from Maynard, stockroom 17. Installation time is approximately 2 hours.

The part numbers are as follows:

DEC PART NO. 29-21015

VENDOR PART NO. 63-011130-01

Instructions for installing the above option are contained in MAINTENANCE AND FIELD CHANGE BULLETIN FOR CENTRONICS, DEC-FS-HPTRA-A-D.

THERE HAS BEEN SOME CONFLICT ON CLUTCH ROTORS ORDERING AND INSTALLATION. PLEASE NOTE THAT ON MODEL 101 PRINTERS THERE ARE TWO DIFFERENT PART NUMBERS.

- 1) FORWARD CLUTCH ROTOR CEN#525096001 DEC# 29-20746 2) REVERSE CLUTCH ROTOR CEN#525890001 DEC# 29-20749
- THESE CLUTCH ROTORS SHOULD NOT BE INTERCHANGED BECAUSE IF THEY ARE THEY WEAR MUCH FASTER.

TO CORRECTLY INSTALL CLUTCH ROTORS FIRST CHECK OUT ITS LINING. THE FORWARD CLUTCH ROTORS LINING IS MUCH LIGHTER IN COLOR, WHILE THE REVERSE CLUTCH IS DARKER. ALSO NOTE THAT THEY ARE MADE OF DIFFERENT MATERIAL. THIS IS THE ONLY DIFFERENCE BETWEEN THE TWO.

CARE SHOULD BE TAKEN WHEN REPLACING ROTORS TO PREVENT EXCESS WEAR AND FREQUENT REPLACEMENT.

Т	itle	FIE	LD	CHAI	IGE	BULLET	INS FRO	M CENT	RONICS		Tech Ti Number	LS01-TT-12
t,			Proc	essor	Appli	cability	Autho	f Jerr	y Sarasiı	Rev 0		Cross Reference
ľ	XII X						Appro	val Dale	e Staupe	Date 7/1/7	4	

#### MAINTENANCE AND FIELD CHANGE BULLETIN FOR CENTRONICS MODEL 101/101A PRINTERS

is a DEC publication, DEC-FS-HPTRA-A-D, which consolidates Field Change Bulletins that have been issued by Centronics Corporation and is available through Technical Publications Stockroom PKI, Maynard, Mass.

Title	CENTRONICS PRINTER	INTERRUPT CONTROL		Tech T Numbe	
All	Processor Applicability	Author LEN MALAND	Rev	0	Cross Reference
Х		Approval BILL CUMMINS Date	04/1	9/73	

Setting interrupt enable is standard with serial printer interfaces; the rationale behind this convention is that serial processor devices (i.e., console TTY's) do not have interrupt enable/disable control and hence would interrupt on any flag. Therefore, assigning the printer as console output only reugires redefining either its lot or inserting a simple software patch.

Initialize from the processor causes the interrupt enable flip-flop (M205 in A07) to set (Print 7606290-0-02) on power up. In order to run a program, such as focal, with the interrupts on, the line printer must be on line and ready. It would be desirable to clear the interrupt enable flip-flop with initialize to be able to run programs with interrupts without making patches to the software.

The following changes will clear the interrupt enable flip-flop:

	RUN	ADD	DELETE
+ 3V	A07Pl to A07L1		х
+ 3V	AO7Ul to AO7Pl		х
+ 3V	AO7Pl to AO7L1	x	
INIT L	AO5Kl to AO7T2		Х
INIT L	AO5Kl to AO7Pl	х	
+ 3V	AO7Ul to AO7T2	· x	


#### 

Title	M8342 and M8329 IOT S	Tech T Numbe	ip r LS8E-TT-1	
All	Processor Applicability	Author J. Blundell	Rev ø	Cross Reference
х	1 1 1 1 1 1 1	Approval. Purcell	Date 9/5/73	LC8E-TT-1

Volume III of the 8E Maintenance Manual and the M8329 circuit schematic, Rev. C both have mistakes with the jumper numbering for device code selection. The board actually agrees with the drawing below.

The fault symptom will typically be either wrong sense of bits 5 or 6 in the decoded IOT, or MD bit 6 always constant on the omnibus.

The same mistakes have been carried over into the LS8E (M8342) control. The drawing below also applies exactly to the C.S. Rev.  $\emptyset$  of that board.



PAGE	3 <b>9</b> 6	PAGE REVISION	Ø	PUBLICATION DATE Sept. 73

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🔟 16 Bit 🔟 18 Bit 🗍 36 Bit 🗍	LS11-A/B

Title	CENTRONICS LINE PI	Tech T Numbe		
All	Processor Applicability	Author DAVIS HOLMAN	Rev <sub>0</sub>	Cross Reference
x		Approval ART ZINS	Date 8/28/73	

1. Line feed problems either too many or none:

Check that line feed coil not moving on core. If it is, it will impede armature movement. Use a small nylon tie wrap to pull coil tight against back of coil mount bracket.

Residual magnetism builds up in pole piece and armature affecting line feed reliability. This is a D. C. coil so reverse coil wires to change flux direction may work for next six months. Also the manual talks of a brass pole shim which may have pulverized - make shift another.

- If printer has an RS232-C interface a great deal of the logic can be checked out (logic cycles) if "Recdat" at pin 1 of ME18 (7404) is grounded.
- The carriage drive mechanism definitely needs lubing, as the sleeve (bearings) wears out quickly. There are felt washers on the gear and pulley drives.
- Format loop problems stopping one line or more early. If it seems photo diodes are too sensitive, tape part of them off.


# digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator LT33

12 Bit 🗶 16 Bit 🗶 18 Bit 💢 36 Bit 🗶

Title	CONVERTING ASR-33 TO	LT33-TT-1			
All	Processor Applicability	Author Sweeney/Quinn	Rev	В	Cross Reference
x I		Approval E Burne 1.1	Date 7/31	173	



If the Teletype Control Medule is an M865, the split lugs are to be connected to the TTY as follows:

SPLIT LUG#4 = RDR RLY - #3 = TERM #3 #7 = TERM #4 #5 = TERM #7 #6 = RDR RLY + #2 = TERM #6

The above chart has been designed to reduce the amount of time you would normally spend cross-referencing several different sets of prints. It is highly recommended that, before applying power to the reconfigured system, you double-check all wiring for correctness. Failure to do so could result in damage to the Teletype Control Module and/or the Teletype.

Title	CONVERTING ASR-33 T	O PDP 8E (cont)		ch Tip Imber LT33-TT-1
All	Processor Applicability	Author Sweeney/Quinn	Rev B	Cross Reference
l <sub>x</sub>		Approval F.Purcell Date	7/31/7	3


Converting the ASR-33 to the PDP-8/E

Occasionally a customer may request to have an older ASR-33 configured such that it can be used on any 8/E type system.

CAUTION: Prior to performing any rewiring, be certain that the teletype in question has in fact been modified for use on DEC's PDP-8 family of computers. (Reference the field service technical manual, LT33-TT-3)

Title	ASF	R C0	NVER	sio	N	280	v,	50Hz V.S.		)Hz	Tech Ti Numbe	p LT33-TT2
All		Proce	ssor A	\ppli	cab	ility			Blundell Duinn	Rev	С	Cross Reference
х								Approval D.	Staupe	Date 7/10/	/74	

- 1) Disconnect and remove the step down transformer from the teletype base.
- 2) Remove the AC supply lead from the terminal strip inside the teletype.
- Connect the new AC power cord to those same terminals, white to C, black to #1 and green to a chassis screw.
- 4) If the motor is rated for other than desired Hz rating, it must be replaced with one rated for the proper cycle operation. (Not necessary if motor is already 50/60 Hz). 5) Change the fuse to correspond to the motor being used.



TRANSFORMER MOUNTINGE WIRING

 Proper operating speed is determined by the ratio of the belt driving gear and its pinion gear: these must be replaced in this conversion.

The parts required for conversion can be specified as follows:

Part	Vendor Part#	DEC Part#
	60Hz 50Hz	60Hz 50Hz
Belt driving gear	181420 181855	29-11417 29-11431
Pinion gear	181411 181851	29-11412 29-11428
Motor	181870 182267	29-11432 29-11448
AC power cord	182510	29-16755
Plug 220V Puse	MDL 2.25 320246	29-19119 90-08853 29-19119 12-11425

Installation charges are based on time and material; there is no fixed charge for this conversion. Price for parts is approximately \$100.

PAGE 400

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
digital					LT33
	12 Bit 🔀	16 Bit 🗶	18 Bit 🔲	36 Bit 🔀	

Title	PRICING POLICY FOR	LT33 TT3		
All .	Processor Applicability	Author Walter MacKenzie Rev	0	Cross Reference
ĺΧΙ		Approval W. Cummins Date 7-3	1-72	

The following policies and prices have been established as of June 1969 for modifying customer owned Teletypes for use with DEC computers.

TELETYPE MODEL	CONVERSION KIT ONLY (A)	DEC CONVERSION - Parts and Labor (B)
KSR-33	\$100.00	\$200.00
ASR-33	\$125.00	\$300.00
KSR-35	\$125.00	\$300.00
ASR-35	NOT AVAILABLE	\$1000.00

#### Conversion Kits - Do It Yourself

Each conversion kit, as listed above in column A, will include all necessary parts and installation instructions.

#### Conversions Done By DEC Personnel

Conversion prices, as listed in column B above, are based upon the assumption that the customer owned Teletype presented to DEC for conversion is in good operating order. Labor and/or parts required to restore a unit to good working condition will be billable at DEC's then prevailing rates.

Field Service mileage rates shall also apply in addition to the installation charges listed above.

DEC will provide a 30 day warranty of the conversion only.

The conversion kit for the ASR-35 shall remain proprietart in nature. This is based upon the fact that DEC has made extensive engineering investments in creating this modification and customers should expect to reimburse us for that effort.

PAGE	401	PAGE REVISION	0	PUBLICATION DATE	July 1972

Title	ASR 33 MODIFIC	CATION FOR FANFOLD TAPE		Tech Ti Number	
All	Processor Applicability	Author	Rev	0	Cross Reference
X		Approval W. Cummins Da	e 7-	31-72	

At times, the ASR 33 punch will not accept fanfold tape. To correct this, install the 185705 tape guide MOD Kit. These kits are available in the Field Service Stockroom and are priced at 59.45.

				CPL
Title			Tech T	ip
	ASR 35/81/M707	FAILURES	Numbe	r LT33 TT#5
All	Processor Applicability	Author	Rev	Cross Reference
X		Approval W. Cummins	Date 7-13-72	
	<del></del>	w. Cummins	Jake /-13-72	

#### ASR 35/81/M707 FAILURES

Erratic failure of the M707 Teletype transmitter module has been a problem when an ASR 35 is connected to an 81; the M707 output transistor (Q3) (6534) is blown and the ASR 35 runs open. This will occur following rotation of the mode switch through the KT, T positions. Excessive transients were suspected and several ECO's have been suggested and implemented.

- 1. A D664 diode connected in parallel with the 470 ohm resistor from the base of Q3 to 5V on the M707 (cathode to +5V).
- On the W076 connector card, pin F, change the 750 ohm resistor to 1K, add 3 D671 diodes, pin H (cathode) to -15V, pin H to -5V (cathode), and pin M to ground (cathode).
- Use of thyrectors or arc suppressors across the selector magnetic terminals.

The specific problem has now been recognized as a circuit peculiarity in the ASR 35 which was overlooked in the design of the M707. The mode switch on the ASR 35 applies a short circuit to -15V at pin AV2 of the M707 (J12H2) as it is rotated between the KT and T positions. Current limiting circuitry was not provided for the 6534 and the excessive current destroys it.

Engineering first suggested that a 100 ohm resistor be inserted in series with the emitter circuit of the 6534 on the M707 and this was done on about 10 machines. It was discovered with further research that the normal 20 ma. marking current for the ASR 35 had been reduced to 11 ma. by this modification. Because teletype operation becomes marginal at 10 ma., it became obvious that this was unacceptable.

A final solution has been determined and will become an ECO;

- Cut the etch between the 6534 collector and pin AV2 on the M707 and insert a 120 ohm 1/4W resistor in series.
- On the W076 change resistor R3 (which is connected between pins B and F) from either 750 or 1000 ohms to 820 ohms 1/2W.

CPL

### digital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 🖟 16 Bit 💢 18 Bit 💢 36 Bit 💢

Option or Designator

Title	SECURING TELETYPE	CABLE TO LOGIC FRA	IE Tech Ti	
All	Processor Applicability	Author	Rev 0	Cross Reference
	8耳	Approval W. Cummin	Date 7-31-72	

The cable from the teletype is dressed under the 81 cabinet, through the large opening and into logic frame slot J12. If the teletype happened to be positioned at the maximum distance which the cable would allow (assuming the logic frame in the normally closed position) or if the cable were to be looped around a caster and an attempt made to pull the logic frame forward, the horizontal stress could easily damage either the block or the WO76A connector card. It is necessary that the cable be dressed through the cable clamp at the lower rear corner of the logic frame where the power cables are secured to eliminate this possibility. A second clamp may be desirable at the bottom of the 81 cabinet to assure that sufficient slack exists irrespective of teletype position.

Title	ASR 33 READE	Tech Tip LT33 TT#7	
All	Processor Applicability	Author White/Arsenault Rev	0 Cross Reference
	81 8L	Approval W. Cummins Date 7-31	-72

When ASR 33 Part II Program 3 fails roughly once per complete pass, the failure always occurs in the random stall section of test as a result of the reader fetching an extra character.

This problem is a synchronizing problem which exists in M706 modules of Revision J or earlier. It will be fixed in future revisions via an ECO to the M706. Boards of revision J or earlier can be made to work properly by the addition of a 470 PF capacitor from Pin BN2 of the M706 to ground.

# COMPANY CONFIDENTIAL

PAGE 403 PAGE REVISION A PUBLICATION DATE May 1974

Title	TELETYPE READER POWE	Tech Tip Number LT33-TT-8	
All	Processor Applicability	Author Bill Harrigan Rev	0 Cross Reference
X		Approval W. Cummins Date 7-3	31-72

A poor electrical connection between the 200 MFD capacitor and the circuit board etch has resulted in failures of the Teletype reader power supply. The symptoms will be either a blown 3 amp fuse or a defective rectifier, the latter resolved only by replacement of the power supply.

The poor connection is caused by the stripping away of etch by the teeth on the star washer used to secure the capacitor to the board. A standard washer should be installed between the star washer and the circuit board to eliminate this problem.

Title	TELETYPE PRINTS		Tech Tip Number	LT33-TT-2
All	Processor Applicability	Author Walter MacKenzie Rev	Ø	Cross Reference
х		Approval W. Cummins Date 12/1:	2/73	

A well documented set of prints explaining our modification to teletypes is now available in drafting. You can order these prints under the following numbers:

Number	Revision	Description
7505038-0-0 7505039-0-0 7505040-0-0 7505041-0-0 7505042-0-0 7505043-0-0		ASR 33 120V 60HZ ASR 33 340V 50/60HZ KSR 33 240V 50/60HZ KSR 33 120V 60HZ KSR 35 240V 50/60HZ KSR 35 120V 60HZ

CPT.

_	_	_	_	_	_	_
0	П	a	i	П	a	П
	м	2	ш	ы	ш	ш

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit x 16 Bit x 18 Bit x 36 Bit x

Option or Designator

Title	OLD 33 TS, TU, TBP	NEW 3300 SERIES TEL	ETYPE AND Tech Num	Tip ber LT33-TT-10
All	Processor Applicability	Author Ray Alvarez	Rev g	Cross Reference
X	1 1 1 1 1 1	ApprovalDick Russel	1 Date 6 /25 /74	1

As of September 1973 DEC has been shipping the new style 3300 series teletype. There are some noted differences between these two models, and apparently some confusion has existed in the field. This techtip will help clear up the differences between the two models and also help to update documentation that will follow in the near future.

#### 1) Internal Differences:

The reader power pack on the 3300 mounts within the main teletype case (in the call control unit area) rather than in the teletype base (stand). This elimates the mounting, unmounting, and repacking of the power pack previously required.

- 2) The 3300 series punch mechanism is always equipped for automatic operation (DC2 and DC4 control) but automatic operation is inhibited by a pair of clips installed at teletype. See teletype manual for details.
- 3) The 3300 printer mechanism is equipped with mechanism to provide the CR LF function when CR is received but this feature is inhibited by a clip installed at teletype. See teletype manual for details. This feature did not exist on DEC purchased 33 series units.
- 4) The answerback mechanism (and any other stunt box feature requiring disabling) is disabled (when specified by the DEC construction drawings) by means of an inhibit clip on the 3300. On 33 series units the answerback mechanism was disabled by removing the stunt box pawl associated with it. The 3300 clip can also be used on 33 series units.
- 5) The 3300 keyboard is equipped to generate even character parity but can be arranged to generate eighth-bit-marking code by swapping quick connect tabs. A 33 series unit either did or did not have a parity keyboard and changing a parity keyboard to non-parity operation required disassembly and modification of contact bars on the keyboard.
- NOTE A: 33 series units evolved over the years and details of parts replacement and subtleties of operation varied even for the same model number. Do not construe the above list of differences as implying that all DEC purchased 33 series machines of a particular model number were the same over their entire lifetime.
- NOTE B: A complete programming and operating description of all DEC supplied 33 Teletypes (after the PDP-6 and classic LINK) is contained in DEC specification A-SP-LT33-\(\theta\)-14 "LT33 Programming Specification" available from reproduction.

Title	DIFFERENCES BETWEEN MOLD 33 TS, TU, TBP (C	NEW 3300 SERIES TELETYPE AN		LT33-TT-10
All X	Processor Applicability	Author Ray Alvarez	<u> </u>	Cross Reference
L ^	1 1 1 1 1 1	Approval Dick Russell Date 6/	25/74	

#### 1) Keyboard Differences:

The keyboard key which generates 136<sub>8</sub> will be labelled "A". It is presently labelled "¶".

- 2) The keyboard key which generates 137 will be labelled "\_"(underscore). It is presently labelled "\_".
- 3) The printer mechanism will print "A" when it receives  $136_8$ . It presently prints "A".
- 4) The printer mechanism will print "\_" (underscore) when it receives 137<sub>8</sub>. It presently prints "\_".
- 5) The printer mechanism will print "\", "\", and "\" when it receives  $174_{8}$ ,  $175_{8}$ , and  $176_{8}$  respectively. Presently it prints nothing when receiving these codes. NB:  $174_{8}$  was formerly ACK,  $175_{8}$ , was formerly ALT MODE, and  $176_{8}$  was formerly ESC<sub>1</sub>.
- 6) The keyboard will have a key labelled ESC which will generate the code  $\emptyset 33_8$ . There will be no key labelled ALT MODE and no way to generate the codes  $175_8$  or  $176_8$  from the keyboard.
- 7) The keyboard key which generates 1778 will be labelled DELETE. It is presently labelled RUB OUT.
- 8) These changes are already reflected on the pocket reference card for 8's and 11's.
- 9) All machines except the LT33-D type machines will generate even parity from the keyboard. At present some other LT33 units have the 8th (parity) bit always "l". It is planned that eventually all machines will generate even parity from the keyboard.

The ALT MODE/ESC change should not affect any properly written program. That is, DEC has in the past shipped model 33 Teletypes which have had either ALT MODE keys (175 $_8$ ), ESC $_1$  keys (176 $_9$ ) or ESC $_2$  keys (#33 $_8$ ). In addition, non-DEC terminals are variously designed to use 175 $_8$  or #33 $_8$  as ALT MODE/ESC and if not in a "lower case" mode should also accept 175 $_8$  and 176 $_8$ . (On lower case machines 175 $_8$  is "\footnote{"}" and 176 $_6$  is "\sim"). In addition, ALT MODE/ESC should not be "echoed" by the program unless it is intended to perform some particular function for some particular terminal (e.g. on some model 37 Teletypes the sequence "ESC 3" shifts the machine into red ribbon model).

It is recommended that user programs which use "\" as a command operator (e.g., to direct a data transfer to one file from another) should be modified to accept "=" for this function as well as "\" since the left arrow will become underscore ("\_").

It is believed that the symbols " $\P$ " and "A" are sufficiently similar that no program change involving them is needed.

PAGE 406

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator

Title DIFFERENCES BETWEEN NEW 3300 SERIES TELETYPE AND OLD 33 TS, TU, TBP (Cont.)

All Processor Applicability Author Ray Alvarez Rev Approval Dick Russell Date 6/25/74

Unrelated to the above described changes, the following programming practices are recommended in dealing with teletypewriter-like devices to ensure compatibility with the largest number of terminals.

- 1. A program unwilling to deal with lower case input should translate codes 140 $_8$  to 173 $_8$  to the corresponding upper case codes 100 $_8$  thru 133 $_8$ .
- The eighth bit of each character (the 200g bit) should be ignored when received in general purpose programs. This bit is commonly even parity or a "l" but in some terminals can be odd parity or a "b".
- 3. The eighth bit of each character (the  $200_8$  bit) should be transmitted as even parity. This will not confuse  $33^{\circ}$ s or  $35^{\circ}$ s and is necessary on some other terminals.
- 4. Control characters should not be echoed when some particular action is expected from the teleprinter (e.g. control back slash, "FS" causes the cursor to be returned to the upper left hand corner of the screen on the VTM5 and VTM6).

In order to verify that software is not sensitive to the eighth bit ("parity bit") from Teletype it is useful to modify selected Teletypes so that keyboard characters always have their 8th bit spacing ("0") instead of the more usual marking ("1") 8th bit. The simple procedure is detailed on the attached sketch.

Machines which are modified should be prominently marked "Modified: Keyboard 8th bit zero."

Diagnostics such as PDP8E Teletype and KL8E Asynchronous Data Control Tests, are compatible except with one noted difference. On transmit from CPU to TTY, a 7-hole rub out will appear as "#" an up arrow. This is due to new 3300 series printers having one less function lever (slot 5) if customer so desires full compatibility he may order function lever #180-793 and have it installed at per call rates.

Contact Letters (Visible Reversed Thru Plastic)

To make 8th Bit Alway Spacing ("0") Slip A Piece Of \$18 AWG Sleeving Over The Short Contact Wire. The Wire Will Not Seat Between The Insulating Tabs When Sleeved.

Right Side View Of Keyboard Contact Block (Non-Parity Keyboards)

July 1974

PAGE 407 PAGE REVISION 0 PUBLICATION DATE

Title	ASR 35 READER FAI	Tech T Numbe	ip LT35-TT-1 r	
All	Processor Applicability	Author Tom Bowman	Rev 0	Cross Reference
		Approval W. Cummins	Date 7-31-72	

Intermittent reader problems have resulted from a loosening of the sponge rubber pad which is mounted to the cover plate above the reader pins. Contact cement should be used to secure this pad as is now being done in production.

Title	PRICING POLICY FOR	TELETYPE CONVERSIONS		Tech Tip Number	LT35-TT-2
All .	Processor Applicability	Author	Rev	0	Cross Reference
х		Approval <sub>W</sub> . Cummins Date	8/17	/72	LT33-TT-3

This Tech Tip is issued for cross reference purposes only.

Title KSR-35 LUBRICATION		Tech Tip Number LT35-TT-3
All Processor Applicability	Author M. Schwartz Rev	0 Cross Reference
X	Approval Lou Nay Date 02/1	5/73

The present PM procedure for KSR-35 Teletypes calls for lubrication on a quarterly basis. However, at most sites the console teletype runs 24 hours a day. The heat generated and centrifugal force will dissipate the lubricants within the clutch bearings, drums and shoes in less than 30 days.

Under the above operating conditions, monthly lubrication should be made - at least in the mainshaft area.

PAGE 408 PAGE REVISION A PUBLICATION DATE 197
-----------------------------------------------

	181			F	IELI	D SE	RVICE	TE	CHNIC	AL	MANUA	- 0	ption or Designator
d	i g	ilt	a I	L									M220
12 Bit 🕱 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍								] t	o M302				
												Tech T	
Title			M2:	20	REV I	SION	С					Numbe	
All		Proc	essor A	ppli	icabili	ity	Author	в.	Nunley		Rev	0	Cross Reference
	81	81					Approva	w.	Cummir	າຣ	Date 7-3	1-72	81 & 8L
	Some	in	termi	Ltt	ent	M22Ø	proble	ems,	noted	to.	date, we	re due	to
1	122Ø	-ØØ	øø3,	wh:	icher	has	n ralli been i:	ure ssue	or adde d to e]	er 1: Limi:	nput gat nate thi	es. E s over	CO loading.
ä	adds	the	e fol	Llo	wing	jum	pers to	o th	e M22Ø	mod	ule:		,
		Ř	evisi	ion	A b	oard	:					JI	770000 E7
			n:-			m1 1	to Pin	0 -	<i>5</i> -2.0	Manne			OBSOLE
							to Pin					4	T TECH T
		D.			D 1-	oard	_						MCN
		I.c	SATRI	lon	БЦ	oara	•			-	E200 -	()22	₩ 003 X
							to Pin				Ar	70 11 11	W 033 X
							to Pin			100		TAKE	
N	122ø	-Rev	risio	n (	C wi	11 h	ave thi	is E	CO inst	YYK	TY YOU	TNGA	Fildfils
j	.s n	ot r it	eces show	saı 1d	ry t he	o br	ing dov	m ai	n opera	ting	g system	to in	stall the r suspected
ī	- h		nwoh		~~		aaacu r	*******	any mz		re worked	on o	. suspected

Title	M220 MODULES IN 680	Tech Tip Number	M220-TT-2				
All	Processor Applicability	Author	W.	Cummins	Rev	0	Cross Reference
	81	Approval	w.	Cummins	Date		PDP-8I

The M220 modules used in a 680-1 must be revision "B" or later. The "B" revision adds an interrupt and changes a gate used as a "local AND" for TT-Line Shift. Therefore, revision "A" cannot be used in a DL81.

PAGE	409	PAGE REVISION	0	PUBLICATION DATE	July	1972

Title	RINGING ON M302 OUTPU	Tech Tip M302-TT-1	
All	Processor Applicability	Author Sweeney/MacLeod Rev	0 Cross Reference
8's		Approval F. Purcell Date 11,	/20/72

The M302 revision K and L will have multiple transitions on the trailing edge of the output, when the input trigger signal remains low longer than the delay time-out. (When a pulse trigger signal is used, this problem does not occur.)

This particular problem showed up in the TRO5 Magtape Interface. The signal RAMP H was causing inconsistant tape motion. Replacement of the M302 at location Al8 of the TRO5 with a new M3020 will correct this deficiency. If an M3020 is not available, an M302 with a revision earlier than K may be substituted.

PAGE 410	PAGE REVISION	0	PUBLICATION DATE	November 1972

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🙀 16 Bit 🔀 18 Bit 🗌 36 Bit 🗶	м307

Title	M307 JUMPER CONFI	Tech T Numbe	ip r M307 TT# 1	
All	Processor Applicability	Author Newbury/Meyer Rev	0	Cross Reference
x		Approval W. Cummins Date 7-3	31-72	Ì

Revision A of the M307 requires jumpers to determine the range. Revision B replaces the external connections with a switch. Below is a table of equivalent jumper connections and switch position:

#### Equivalent Jmp Connections

0----

Switch			
Position	Sl for IOSL	S2 for IOS2	Time
5	D2 to D1	M2 to U2	5 - 50usec
4	D2 to Bl	M2 to V2	50 - 500 sec
3	D2 to El	M2 to S2	500 - 5m sec
2	D2 to Fl	M2 to R2	5m sec- 50m sec
1	D2 to Hl	M2 to P2	50 m sec - 500m sec

On the revision B board no provision is made for the addition of external capacitance. On revision A boards external capacitance may be added from Pin D2 to J1 for IOS1. From M2 to N2 for IOS2. The positive lead should be pin D2 to IOS1 and N2 to IOS2. Internal Pot connection for IOS1 are pins C2 to A1 and for IOS2 pins P1 to V1. These connections are true for both revisions.

Title	M307 INSTABILITY			Tech Tip Number	M307-TT-2
All .	Processor Applicability	Author	Rev	0	Cross Reference
$\mathbf{x}$		Approval H. Long Date	a Aug	1972	TU56-TT-7

PAGE 411 PAGE REVISION PUBLICATION DATE				
111	PAGE	411	PAGE REVISION	PUBLICATION DATE

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X


Option or Designator M405

Title	M405 A CRYSTAL CLOCK	-MULTIPLE OUTPUT		Tech Tip Number	M405-TT-1
All	Processor Applicability	Author GUS PASQUANTONIO	Rev	0	Cross Reference
8's	15	Approval DICK EDWARDS Date	11/2	0/72	

The M405A Crystal clock has been known to produce a multiple pulse output when operating in the 5-10 and 19-20 KHZ ranges. If you experience this problem, replace M405A with M405B, which incorporates ECO M405-01. This ECO isolates the analog circuitry ground from the tank circuitry ground, and both widens and shortens the tank ground path to reduce inductance, thereby eliminating the problem.

If an M405B is not available you may install the ECO yourself as follows: Looking at the etch side of the M405A (Handle WP), cut the etch between the bottom left shield screw and R5. Solder a piece of insulated wire from Pin 7 of El to the ground side of R1.

The accompanying sketch illustrates the ground path and the alteration points.



Title SELECTION OF COMPONENT	Tech Tip Number M4Ø5-TT-2	
All Processor Applicability	Author Ralph Boehm Rev	O Cross Reference
х	Approvachuck Sweeney Dates/18/	774

On the M405 and R405 Module there may be a need to know what inductor and capacitor to use with a crystal to obtain a certain frequency. The following table may be of some use to determine the correct values.

Crystal Frequency (F)	Inductor (L) Value & P/N	Approx Value Of Capacitor (C)
5 to 10 KHz 10 to 25 KHz 25 to 40 KHz 40 to 100 KHz 100 to 250 KHz 250 to 500 KHz .5 to 1MHz 1 to 2.57 MHz 2.5 to 10 MHz	470 mh 16-00638 220 mh 16-00637 100 mh 16-00632 4.7 mh 16-00639 1000 µh 16-00636 220 µh 16-00634 47 µh 16-00626 10 µh 16-00624 3.3 µh 16-00620	2000 to 400 µµf 1100 to 200 µµf 400 to 150 µµf 2500 to 500 µµf 2000 to 400 µµf 1800 to 450 µµf 2500 to 400 µµf 2500 to 400 µµf 1300 to 75 µµf

\* Capacitorvalues can be determined by the formula  $C = \frac{1}{40F^2}L$ ,

e.g. Crystal frequency = 2.88 MHz - The table above says to use a 3.3  $\mu h$  inductor.

$$C = \frac{1}{40x (2.88x10^6)^2 \times 3.3x10^6} = 913\mu\mu f$$

Use the closest available size mica capacitor available such as P/N  $10-2344~(1000~\mu\mu f)$ 

If closer tolerance is needed, then use a trimmer capacitor that may be purchased locally.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
CMERNEN	12 Bit X 16 Bit 18 Bit 36 Bit	M848

Title	M410 REED CLOCK					Tech Ti Numbe	ip M410-TT-1 r
All	Processor Applicability	Author	Bill	Freeman	Rev	0	Cross Reference
~"	81	Approval	Bill	Cummins Date	7-3	1-72	

A problem has been encountered with the reed in the M410 reed clock. The error indication may be that the DC08A clock interrupts stop, causing the user program to hang up. The problem may be that the bracket is not properly supporting the reed. The solution is to put double sided tape on the bracket so that it holds the bracket to the top of the reed and the reed is seated properly in its holder. It may be necessary to elongate the mounting hole on the support bracket to permit a firm bond between the bracket, the tape and the reed.

Title	SPEED SELECTION	OF M453 CLOCK	Tech T Numbe	
All	Processor Applicability	Author Bill Freeman Rev	0	Cross Reference
L	81	Approval W. Cummins Date 7/2	31/72	

When using an M453 variable speed clock in place of an M452 clock in a DCO2A, the following jumpers are used to determine the frequency of the clock output.

Frequency	Baud rate	Pins Used On Clock
200 hz - 1K hz	25 baud - 125 baud	J1-R1
1K hz - 5K hz	125 - 625	J1-P1
5K hz - 25K hz	625 - 3125	J1-N1
25K hz - 125K hz	3125 - 15625	J1-M1
125K hz - 625K hz	15625 - 78125	J1-L1
Greater than	greater than	_
625K hz	78125	J1-K1

If an M453 is to be installed instead of an M452 also add S1 to U1 and V1 to +5 on each clock.

Title	POWER FAIL OPTION (	Tech Tip Number M848-TT-1	
All	Processor Applicability	Author Ralph Boehm Rev	0 Cross Reference
	8M 8E	Approval W. Cummins Date 07	/31/72

Due to the difference in power supplies between the 8E and the 8M, the M848 module must be brought up to Revision "K" to work correctly. Revision "J" installs split lugs on the M848, for use in an 8/M remove the jumper in these split lugs. For use in an 8/E install a jumper.

IPAGE 416		
IPAGE 416	PAGE REVISION 0	PUBLICATION DATE
		FOREIGATION DATE THIS 1072
		Tuly 1972

<sup>&</sup>quot;8/M jumper out - 8/E jumper in"

digital
---------

### FIELD SERVICE TECHNICAL MANUAL

16 Bit

Option or Designator

M868

Title TD8E Dectape Option Tech Tip Number TT#1

All Processor Applicability Author Ray Alvarez Rev g Cross Reference Approval Frank Purcell Date 2/1/74

18 Bit

36 Bit

#### PROBLEM:

An unexplainable intermittent data errors occur when transferring successive blocks of data from one tape unit to another or to another peripheral. This change should only be implemented if symtoms appear and are not due to other likely causes


#### SOLUTION:


Tie floating inputs pin 4%6 on nand gate E40 to output pin 2 on and gate Gate E38

BEFORE

12 Bit X

AFTER





Title	M8310 MANUFACTURING	Tip ber M8310-TT-1			
All	Processor Applicability	Author	Peter Jones	Rev 0	Cross Reference
	8E	Approval	W. Cummins	Date 03/08/7	3 .


M8310's CS Rev. F, Etch Rev. F have been known to have a manufacturing defect with the etch on Side #2 between E53 pin #3 and E28 pin #2 near C12. This is the Direct Clear Signal for the Skip Flip-Flop. The failure symptom is a halt at location 0153 of Instruction Test #1. MAINDEC-8/E D4BR (05/10/71).


/mt

Title	WIRE PLACEMENT ERR	WIRE PLACEMENT ERROR, ECO M8330-003 Numbe					
All	Processor Applicability	Author Len Turner	Rev Ø Cross Reference				
	8E 8M 8F	Approval J. Blundell	Date 1/9/74				

Some M8330 boards have been seen to fail in heavily loaded systems although they exhibit no problems when tested in a smaller system or the XOR tester used by production and the repair depot.

The failures are caused by the wire added by ECO#3 (EAE clock) interfering with the crystal oscillator if it passes near the capacitors in the oscillator circuit. Next call check this run and change it if necessary.





Run wire horizontally to E15, then vertically up to the feedthrough that is row used.

PAGE 418	PAGE REVISION	0	PUBLICATION DATE March 1973

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	·	M8350
	12 Bit 💢 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍	to MISE

Title	ADJUSTMENT OF M8350	POSITIVE I/O MODULE		Tech T Numbe	<sup>iр</sup> м8350-тт-1 r
All	Processor Applicability	Author Don Herbener	Rev	0	Cross Reference
	8E 8M 8F Approval Frank Purcell Date 01/23/73				

Many M8350 modules being returned as defective are just out of adjustment. To adjust the module put in the following program where XX is a non-existant device code.

7ØØØ - 6XX7 7ØØ1 - 52ØØ 7ØØ2 - 52ØØ

Now look at IOP 1 with probe 1 and IOP 2 with probe 2 at the most distant interface logic. The width of IOP 1 should be adjusted between 600 and 800 nanoseconds and the separation should be adjusted between 200 and 400 nanoseconds. The specification for total time from the start of IOP 1 to the start of IOP 2 should be between 800 nanoseconds and 1 microsecond.

Title	DATA BREAK PRIORITY	p r M8360-TT-1		
All	Processor Applicability	Author R. Shelley	Rev 0	Cross Reference
	8E 8M 8F	Approval J. Blundell	Date 4-1-74	KD8E-TT-2

Title	WIRING ERROR MC81		Tech Ti Numbe	
All	Processor Applicability	Author R. Nunleu	Rev o	Cross Reference
	8º 8º	Approval W. Cummins	Date 7/31/72	

There is possibly a wiring error in some 8I logic serial numbers 1400 to 2500. The effects are so random in failure rate and symptoms that situations may arise where either software errors or hardware intermittence may be blamed. An occassional illegal skip on a non-skip IOT, intermittent going to the wrong field, bad data from or wrong location addressed in MMBI, are among the symptoms. The error will not show up using Maindecs. The error is RMF is tied to +3V (16) which is clamp voltage for MA bits 6 through 8 to the MM.

To check for the error being present look for a jumper between B15V1 and B06E1. If that jumper is there, remove it.

PAGE	419	PAGE REVISION	0	PUBLICATION DATE	January 1973	
------	-----	---------------	---	------------------	--------------	--

Title	MI8E Manual	Tech Tip Number MI8E-TT-1	
All	Processor Applicability	Author W. Freeman Rev	O Cross Reference
	8F 8E	Approval W. Cummins Date 06/	21/72

The preliminary MI8E Manual, Page 3, explains the encoding scheme of options. The discussion for the TD8E is in error. The data should be:

Title	MIDE RESIRICTION F	Tech Ti Number				
All	Processor Applicability	Author	Fred Jewell	Rev	0	Cross Reference
	8E 8M	Approval	Fred Miller D	ate 02/2	7/73	

The MISE is a 32 word ROM, used typically to load a bootstrap into core memory by duplicating the actions of the console switches (S.R.. load address. deposit. etc.)

It was not designed to load less than 32 words into core, and so the short bootstrap such as the typesetting rim loader have to be lengthened to 32 words by filling unused locations with zeros.

This can raise a problem when you wish to use a binary dump program to dump data contained in the area loaded with zeros by the bootstrap and you load the dump program the easy way by using the SW switch to run the ROM (and so zeroing out part of the data.)

The correct procedure to avoid this problem is to load address 777\$\textit{\textit{g}}\$ (for Typesetting RIM) and start manually if RIM is in core, or, if not, then toggle RIM in manually and then start.

PDPS Engineering has been made aware of the problem and will decide whether it is economically worth while to add jumpers to theboard to allow loading of shorter blocks than 32 words.

/mt

PAGF	420	PAGE REVISION	А	PUBLICATION DATE	February 1973
		11100110101010		OBLICATION DATE	repruary 19/3

	FIELD SERVICE TECHNICAL MANU	AL Option or Designator
digital	MISE to	
	12 Bit X 16 Bit X 18 Bit X 36 Bit	X MM8EJ

Title	MISE BOOTSTRAP LOADE	Tech Tip Number MISE-TT-3	
All	Processor Applicability	Author <sub>Allen Moll</sub> Rev	Ø Cross Reference
	8e 8m 8f	Approval Jeff Blundell Date 3 Ma	lay 73

Customers purchasing an uncoded MISE with the intention of encoding it to bootstrap a system device should be made aware that the M847 bootstrap logic's first action upon being started is to pulse to ground the power OK H line on the omnibus (Pin BV2).

Some intelligent mechanical devices such as the RKO5 may see this as an indication that A.C. power is about to go away, and begin a power down sequence, resulting in a "Not Ready" condition for several seconds.

During this time, the bootstrap has finished loading core, and has started the loader running. The loader will typically hang on a flag, because the device was not ready.

The simplest way around this is to precede the bootstrap program with a long IS2 loop, to allow the effects of the pseudo power OK "not OK" to go away, or better still, look at the devices status register to see when it becomes ready. (This is the way in which the recently released MIS-EJ RKO5 bootstrap works).

Title	121020 HODOUD INTERCHANGEADIDITI						p MM8EJ-TT-1
All	Processor Applicability	Author	Bruce	Tarpley	Rev	ø	Cross Reference
	8E 8M	Approval	Frank	BurcellDate	12/1	/72	

There are two combinations of boards which have been shipped to date. Up until September 15, 1972 Gl11 Rev. D., G646 Rev. B., and G233 Rev. E were shipped. Everything up to serial #230 falls into this group. The serial number is stamped in ink on each memory board.

Since 9/15/72, Glll Rev. F., G646 Rev. C., and G233 Rev. F have been shipped. This is the correct and most up-to-date combination.

Any problem encountered with an MM8EJ with a serial number below 230 should be treated by removing the entire memory and returning it for repair. The Glll and G646 may be retrofitted, but the G223 should be scrapped.

Any MM8EJ with serial number greater than 230 has modules which are totally interchangeable and may be replaced singularly if necessary.

If a D or E Rev Glll must be retrofitted to an F Rev in the field, the following procedure must be followed:

Use a G233 which has both a 14.7K and 34.8K resistor in it. (R96 and R97)

With a Digital Voltmeter, measure the voltage on pin HAl,  $V_{\rm XY}$  and the +5 volts.  $V_{\rm XY}$  must be between -3.65 and -3.70 with respect to the +5 volt measurement. To change  $V_{\rm XY}$ , a parallel resistor should be put across R65.

Below is a list of useful resistor values which may be used for R65.

Valve	Pin #				
2.37K	13-10632 ½ watt, 1%				
2.49K	13-00424 ½ watt, 1%				
2.61K	13-03303 % watt, 1%				
2.74K	13-04868 % watt, 1%				

To change from 2.37K to 2.74K gives a voltage change in  $\rm V_{XY}$  of approximately 130 mv. If R65 is made larger,  $\rm V_{XY}$  becomes smaller.

PAGE	422	PAGE REVISION	0	PUBLICATION DATE	December	1972
------	-----	---------------	---	------------------	----------	------

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗵 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍	MM14A
Title POWER ST		Tech Tip Number MM14A-TT-1

ŀ	Title POWER SUPPLY REPLACEMENT FOR MM14A					MM14A-TT-1
Γ	All	Processor Applical	bility	Author Larry Goelz	Rev ø	Cross Reference
	1	4		Approval G. Chaisson	Date 01/24/73	

If the power supply in the MM14A requires replacing, it is important that the components mounted around the convenience outlet be removed. These components are not a part of the H716 (armour) power supply. The components to be removed are:

- 1. One transformer FX25
- 2. One capacitor 4400 \(mu\)fd
- 3. One resistor 22K
- 4. Two diodes 4004

It is suggested that the old supply be removed when the replacement is on hand.

Title	M741	C REVISIO	n fo	R OPERATION WITH	MM14A Tech To Numbe	MM14A-TT-2
All	Processo	or Applicabili	ty	Author L. Goelz	Rev ø	Cross Reference
"	14	1	1	Approval G. Chais	son Date 7/30/73	

The M741 must be a revision "D" in order to operate the MM14A properly If a Revision "D: is not available perform the following steps to convent a M741 Rev. "C" to Rev. "D".

Reference: Figure 1 and 2 Parts List: Table 1

- l) Remove IC E14, DEC 7400, from the M741
- Cut the etch from the following pins "Ref. Fig. 1 & 2"
  - a) E14 Pins 3, 11 and 12
  - b) E14 pin 2 to E16 pin 11 \*
  - c) BP1 to E14 Pin 4 and E17 pin 3
- 3) Install a DEC 7410 into E14
- 4) Connect the following pins Ref. to fig. 1
  - a) E14 Pin 12 to E8 Pin 5
  - b) E14 Pin 2 to E8 Pin 3
  - c) E14 Pin 3 to Pin BP1

PAGE 423	PAGE REVISION	A	PUBLICATION DATE	May 1974

Title	M741C REVISION FOR	PERATION WITH MM14A	Tech T Numbe	ip r MM14A-TT-2
All .	Processor Applicability	Author L. Goelz	Rev ø	Cross Reference
Ш	14	Approval G. Chaisson	Date 7/30/73	


- d) Pin BP1 to 1K resistor other end to +5 volt side of R33
- e) E14 pin 10 to E14 pin 11
- f)
- E17 pin 10 to E14 pin 1 E17 pin 10 to E13 pin 1 E17 pin 8 to E17 pin 9 E17 pin 8 to E16 pin 11 g) h)
- \* E14 pin 1 and pin 2 are jumpered leave jumper in stalled.

Part List

1 K ¼ WATT DEC 7410

13-00365 19-25576

Table 1



digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🕱	16 Bit 🗌	18 Bit 🔲	36 Bit 🗌	MM14A to MISE

Title	Install	atio	n of	MM14A	in P	DP14 v	without	DL14	Option	Tech Tip Number	MM14A-TT-3
All	Proc	essor A	pplica	bility	Auth	or Fre	d Silva		Rev	0	Cross Reference
""	14		1		Appro	oval Do	n Herbei	ner D	ate 16	May74	

When installing an MM14A (ECO 14-0054)in a PDP-14 without DL14 wiring, make the following wiring additions in place of those listed in that ECO. NOTE: ALL WIRING CHANGES ARE ADDITIONS.

ADDITIONS			
Signal Name	From Pin	To Pin	
Mem GO mem	BØ2L1	AØ1L2	
Initialize L	BØ2Pl	B18R1	
HD T pulse	DØ2N1	B23P1	
EEM H	BØ2C1	B18V2	
IR11 (1) H	BØ2B1	D23S2	
Mem done L	BØ2Kl	A23E2	
LD MB L	DØ2J1	в24л1	
PC1 ØØ (1) H	DØ2P1	C19E2	
PC1 Ø1 (1) H	DØ2H1	C19H2	
PC1 Ø2 (1) H	DØ2R1	BØ1K2	
PC1 Ø3 (1) H	DØ2F1	BØ4F2	
PC1, Ø4 (1) H	DØ2V1	AØ4R2	
PC1 Ø5 (1) H	DØ2D1	AØ4S2	
PC1 Ø6 (1) H	DØ2U1	BØ4D2	
PC1 Ø7 (1) H	DØ2E1	BØ4E2	
PC1 Ø8 (1) H	DØ2M1	BØ4N2	
PC1 Ø9 (1) H	DØ2A1	BØ4PI	
PC1 1Ø (1) H	DØ2L1	BØ4S1	
PC1 11 (1) H	DØ2B1	BØ4R1	
MB ØØ (1) H	CØ2L1	C18E2	
MB Ø1 (1) H	CØ2K2	C18H2	
MB Ø2 (1) H	CØ2L2	C18K2	
MB Ø2 (1) H	CØ2K1	C18M2	
MB Ø4 (1) H	CØ2R1	C18P2	
MB Ø5 (1) H	CØ2D2	C18S2	
MB Ø6 (1) H	CØ2S1	D18E2	
MB Ø7 (1) H	CØ2E2	D18H2	
MB Ø8 (1) H	CØ2F1	p18K2	
MB Ø9 (1) H	CØ2Bl	D18M2	
MB 1Ø (1) H	CØ2F2	D18P2	
MB 11 (1) H	CØ2A1	p18s2	
MBS ØØ L	CØ2M2	AØ4El	
MBŞ Ø1 L	CØ2J1	AØ4J1	
MBS Ø2 L	CØ2M1	BØ4H1	
MBS Ø3L	CØ2J2	BØ4F1	
MBS Ø4 L	CØ2P1	AØ4R1	
MBS Ø5 L	CØ2E1	A0451	
MBS Ø6 L	CØ2N1	BØ4D1	
MBS Ø7 L	CØ2D1	BØ4E1	
MBS Ø8 L	CØ2H2	BØ4N1	
MBS Ø9 L	cø2c1	BØ4M1	
MBS 10 L	CØ2H1	AØ4F1	
MBS 11 L	CØ2B2	AØ4KI	
Enable Mem L	BØ2U1	DØ4C2	
GND 1	AØ2T1	A17T1	
GND 2	BØ2C2	B17C2	
GND 3	BØ2T1	B17T1	
GND 4	cø2c2	C17C2	
GND 5	CØ2T1	C17T1	
GND 6	DØ2C2	D17C2	

May 1974

Title PDP-12 MEMORY BUS TERMINA		ech Tip umber MM8I-TT-1	
All X	Author H. Long	Rev 0	Cross Reference
	Approval H. Long	Date 6/2/72	

Dwg. A-MU-MM8I-A specifies that a G717 terminator is to be used at the physical end of the memory bus. The PDP-12 memory bus drivers are severely loaded by a G717 and memory problems may occur. Instead, use a M906 terminator in A32 or D32 as necessary. NOTE: The M906 requires a +5 volt supply; jumper +5V to A32A2 or D32A2 as necessary.

Title	Noise In MM8I		Tech T Numbe	ip r <i>MM8I-TT-2</i>
All .	Processor Applicability	Author R. Nunley	Rev B	Cross Reference
X		Approval W. Cummins	Date 7/31/72	

We are getting complaints of erratic operation of MM's on systems 12K and up. The symptoms are inability to run EAE maindecs in field 2 and up or occasional jumping to wrong field for data or instructions, or inability to manual load or examine in field 2 and up, etc.

The problem is noise pick-up in the MM due to proximity of mem done and mem start, and between EA bit signal lines, and in some cases, poor termination.

The following is a summary of cures for the problem:

ECO8I-00054 - Buffer mem start and TP2. Install in all with MM.

ECO 8I-00085 - Delay TP3 by 50 nanosec to allow adder more set-up time. Install in all with MC.

ECO 8I-00107 - Buffers EA bits and increases drive capability. Install in all with MM where noisey EA bits are observed.

ECOMM81-ØØØ15 - Inhibits mem done from a nonexistent field in MM8IA or MM8IC. Install in all MM8IA or MM8IC. ECOMM8IA-ØØØ16 corrects ECOMM8IA-ØØØ15. (Last line should read BO8El to B06Bl - add.)

ECOMM8I- $\emptyset\emptyset\emptyset$ 12 - Terminates mem start and TP2 in last MM. Install in last MM.

The cure for inductive pick up between mem start and mem done is to reroute and separate the two by maintaining the current pin connections but reroute mem start across the "A" row and mem done across the "D" row, instead of both running across the "B" row. The same type thing could be done for the EA lines if inductive noise is observed on them in the MM.

PAGE 426 PAGE REVISION A PUBLICATION DATE February 1973
---------------------------------------------------------



#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit 18 Bit

MM8I

36 Bit

Title	MM8I 4/k-8/K Conversion Num							Tech Ti Number	p MM8I-TT-3	
All	All Processor Applicability			Author <sub>J</sub>	J. Blundell Rev		1	Cross Reference		
х						Approval W	. Cummins	Date 2/6/7	73	

An MM81-A is the MM logic with only 4K installed. ECO MM81-00013 prevents the generation of memory done from the non-existent field in an MM91-A. The MM81 is wired initially as an MM81-B (8K). To make it operate properly as an MM81 (4K), wiring should be done after ECO MM81-00013 has been installed.

DELETE: B08E1 to B06B1 - ADD: B06S1 to B06B1

To revert

to 8K: DELETE: B06Sl to B06Bl - ADD: B08El to B06Bl

These wiring changes are shown in the ECO drawing but not in the ADD/ DELETE list.

Title	MM8I Memory Field Con	Tech Ti Numbe	p r MM8I-TT-4	
All	Processor Applicability	Author <sub>Len Pollicove</sub>	Rev B	Cross Reference
Х		Approval R. Nunley	Date 6/26/73	

ECO level of 8I and MM effect the necessary wiring when adding MM 1. as extended 2 (field 4 & 5) or as extended 3 (field 6 & 7). The effecting ECO's are 81-024, 81-026 and MM81-06.

Signal Location: Before ECO's EAO (1) A28 or D28 D2 EA1 (1) A28 or D28 E2

After ECO's EAO (1) A30 or D30 D2 EA1 (1) A30 or D30 E2 EA2 (1) A30 or D30 H2

EA2 (1) A28 or D28 H2 MM8I Memory Field Conversion:

For add-on MM81 extend 2 or extend 3, check notes on print MM81-A. All extended memories will be wired as extended 1-control fields 2+3. To convert from extend 1 to extend 2 - control field 4+5.

EAO (O) BO7L1 to B07K2-delete EA1 (1) B07M1 delete EAO (1) to B07H2 delete EAO (1) to B07L1 add EA1 (1) to B07H2

EA1 (0) B07K2 to B07M1 add

To convert from extend 1 to extend 3 control fields 6+7

add

EAO (0) B07L1 to B07K2 delete EAO (1) B07H2 delete EAO (1) to B07L1 add

15771

Page 2

Title	PRINT CO	RRECTIONS	(PDP-12)	Tech Ti Numbe	
All	Processor A	pplicability	Author	Rev <sub>0</sub>	Cross Reference
х			Approval H. Long	Date 08.17.72	

The following signal names should be corrected on the MM8I-A-1, Memory Control Page.

Name	<u>To</u>
1. MEM START 2. BTP2 3. EAO 4. EA1	MXB START MEM H MXB MEM TP 3 H MXF EA Ø H MXF EA 1 H

/mt

PAGE 428 PAGE REVISION 0 PUBLICATION DATE August 1972	- 1	PAGE	420	PAGE REVISION	_	DUDI IOATION DATE	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			720	TAGE REVISION	U	PUBLICATION DATE	August 1972

CPL

#### 

Title	ORDERING SINGLE MODU	Tech Ti Number	MOD-TT-1	
All	Processor Applicability	Author Al Sliz	Rev O	Cross Reference
1	8   11   15   12	Approval Don Herbens	er Date 5/9/74	

The following list of modules may be referenced by two different means. Either as a module (such as Al24) or as an option (such as BA150).

When ordering replacements, use the standard module designations. When ordering Add-On options or initial orders use the option designation (which designation plus a "B" prefix).

(B)	A124	(B)	K022	(B)	M681	(B)	W400
(B)	A125	(B)	K272	(B)	M6 8 4	(B)	W402
(B)	A150	(B)	K274	(B)	M6 85	(B)	W403
(B)	A224	(B)	K302	(B)	M6 86	(B)	W406
(B)	A224-YA	,		(B)	M6 87	(B)	W410
(B)	A224-YB			(B)	M792-YA	(B)	W730
(B)	A224-YC			(B)	M792-YB	(B)	W731
(B)	A226			(B)	M792-YC	(B)	W732
(B)	A226-YA.			(B)	M792-YH	(B)	W733
(B)	A226-YB			(B)	M792-YJ	(B)	W734
(B)	A226-YC			(B)	M792-YK	(B)	W740
(B)	A233			(B)	M802	(B)	W741
(B)	A234			(B)	M80 3	(B)	W742
(B)	A2 35			(B)	M80 4	(B)	W743
(B)	A2 36			(B)	M805		
(B)	A408			(B)	M806		
(B)	A614			(B)	M807		
(B)	A633			(B)	M873-YA		
(B)	A903						
: :							

(B) A904 (B) A905

Title	HANDLING OF MOS D	PMOS-TT-1		
All .	Processor Applicability	Author ART ZINS	Rev Cross Referen	
х		Approval ART ZINS	Date 11/7/72	

Due to the high input impedance of MOS (metal oxide semiconductor) devices, they are susceptable to damage from static discharge. These devices, such as the Intel 1103-1, are employed extensively on the G401 MOS memory matrix for the PDP-11/45.

Many manufacturers of MOS devices use various types of internal protection against damage from static discharge. These types of protection range from Zener diodes to limiting resistors. However, the effectiveness of these protection schemes is questionable and many manufacturers suggest that additional precautions be taken to ensure safe handling of these devices.

Of course the precautions taken in the factory are more extensive than those that are practical for field implementation. However, the following information should be helpful for field handling of MOS devices.

- Choose a work area that exhibits minimal potential for the generation of static electricity.
- Use a power receptacle that has a connection to earth ground.
- Only use a soldering iron that offers a 3 wire ground such as the new DEC-supplied soldering iron (DEC Part No. 29-13452). Do not use a transformer type soldering iron.
- 4. If you are sitting in a chair while working with MOS devices, it is suggested that the chair be electrically connected to the frame of the work table. If this is not possible, use care to prevent the chair from touching the work table, thus preventing a static discharge from the chair to the work table.
- Removal of defective MOS devices from a module requires no special handling procedures. MOS devices, once soldered on the board, offer no danger of damage from static discharge.
- 6. If you are standing while handling MOS devices, avoid rubbing your clothing against the work table or near by furniture, thereby preventing the build up of static electricity.
- 7. MOS devices (as supplied by DEC) are packaged in a conductive plastic bag. Before opening the bag, touch the work table or metal connected to it to discharge any static build up.

## <u>Company confidential</u>



Title	HANDLING OF MOS DEVICES (Continued)							Tech 1 Numb	Fip er MOS-TT-1			
All		Proc	esso	App	olicab	oility		Author ART ZINS		Rev	ø	Cross Reference
х			Approval ART ZINS	Date	11/7	/72	1					

- 8. Empty the contents of the bag onto the work area without touching the MOS devices.
- Prior to touching the MOS device, always discharge yourself by touching the work area or attached metal.
- 10. Insert the MOS device into the module using care to ensure minimal handling of the device leads. Try to grasp the chip by the body of the device and not by its leads.
- Replace the unused spare MOS devices in the conductive plastic bag by grasping the body of the IC, after previously discharging yourself against the work table. Reseal the bag using tape or a stapler.

All of the above precautions are to reduce the possibility of a potential difference between the MOS device being handled and the surrounding environment. Again, common sense is essential when choosing a good work area and method of handling these devices.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🗓	16 Bit 🗌	18 Bit 📗	36 Bit 🗌	TO MR14

Title	Diagnostic Difficul	ties with ROM's		Tech Tip Number	MR8E-TT-1
All	Processor Applicability	Author Jeff Blundell	Rev	0	Cross Reference
\ \tag{\tau}	8E 8M 8F	Approval F. Purcell Date	11/20	772	

The MR8E is a 256 word Read Only Memory (ROM) and can in no way have its contents changed by program control. It follows therefore than the only way to test it is to compare its contents against a table that lists what should be in the ROM.

There are two (2) problems currently associated with the MR8E ROM.

- 1) A number of problem reports have been received saying that extended memory control test (Maindec-08-DHCMA-A) fails when there is a ROM in the configuration. This is to be expected. The program will halt at 2263 to tell you memory has been found in an area that supposedly contained none. (Most ROM's are used as a bootstrap in field 7), and this is a legitimate halt. If you want to test extended memory, then remove the ROM temporarily. The error halt can be useful however, to check that the ROM is only answering to addresses that belong to it, or to locate the starting address of a ROM if you don't want to go diode hunting to see what it is set up for.
- 2) Maindec-8E-DlJB (MR8E Test) if full of mistakes. It does a good test if the ROM is okay, but if you have errors then it bombs itself and print inaccurate error information. The current MCN's do NOT correct the problem, and a new version of the program is about to be issued. Most ROM problems, incidently, are due to bad corrections at the ends of either the current wires or the sense wires. Re-soldering, being sure to tin the wire, will usually fix it.

Title	MR14 REPLACEMENTS A	Tech Ti Numbe		
All	Processor Applicability	Author L. Goelz	Rev B	Cross Reference
	14	Approval G. Chaisson	Date 01/24/73	

A second vendor for the PDP-14 ROM (MR14) is now being used. The new vendor is DATAPAC. The option designation for the new unit is still MR14. This ROM eliminates broken core problems.

The two (2) makes of ROMs, M.T.I. and DATAPAC are pin for pin compatible. They may be used side by side: i.e., first 1K is M.T.I., second 1K is DATAPAC. However, individual modules of the ROMs may not be interchanged.

As with the M.T.I. ROM, the DATAPAC comes in three units. They are the sense board, the driver board and the braid board. Listed below are the DEC Vendor part numbers.


VARIATIONS	DATAPAC #	DEC #
Complete package	6ØØ61Ø	3Ø-112Ø8-ØØ
Braid Board & Conn	6ØØ617	3Ø-112Ø8-Ø1
Sense Board	1ØØ614	3Ø-112Ø8-Ø2
Driver Board	1ØØ611	3Ø-112Ø8-Ø3

MEMORY TECHNOLOGY INC (M.T.I.) has come out with an improved version of the MR14. The change eliminates the U-core on the sense board. The new unit will eliminate broken cores in most cases and can be used just as the old MR14 was. The G924 remains the same. The braid board has the U-core elongated. The G923 has the U-cores removed and a wire wound bar in its place. The designator for this module is G923YA. Both the braid board and the G923YA cannot be intermixed with the older versions.

OLD MR14 (M.T.I.)



NEW MR14 (M.T.I.)



digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 😠 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	MR14

Titl	e MR14 REPLACEMENTS AND CHA	NGES Tech 1	
All	Processor Applicability Author	r <sub>L. Goelz</sub> Rev B	Cross Reference
	14 Approx	val Date 1/14/73	

Part numbers for the above cores are:

	01d MR14	New MR14
Core wound	29 - 18605	29-20902
Core wound	29-18606	29-20903

Title	ROM TEST AND REPAIR Number TT#2							
All Processor Applicability		Author W. Freeman	Rev ø	Cross Reference				
····		Approval	Date 11/15/73					

Installation/diagnostic tests for the Read Only Memory (ROM) require:

- a. A PDP-8 family computer (4K of memory is adequate).
- b. A positive bus interface with cables.
- c. A teletype.
- d. A PDP-14 or PDP-14L with prints.
- e. MAINDEC VER-14 with document.
- f. MAINDEC LOAD-14 with document.
- . ROM tape (SIM-14 punchout).
- h. G924 selection board.
- i. USER'S MANUAL for PDP-14.

Installation testing should consist of running VER-14 on each ROM individually for (10) minutes, allowing unit temperature to rise, while tapping lightly with a screwdriver handle on the front edges of the braid board, the G923, and the G924. New ROM units having cold solder joints at the 36-gauge wire junctions are unusually sensitive to temperature variations; therefore, it is important to run VER-14 throughout the warm-up period. Cracked or broken transformer cores normally produce error printouts when the boards are subjected to small amounts of vibration. If testing more than (1) ROM, test all of the associated G924 selection boards.

Diagnostic Tests are carried out in the same manner as the installation tests; consult the PDP-14 or PDP-14L prints to determine which component or board is causing the error printout. Total destruction of a word may be assigned to a failure of the addressing circuits, whereas loss of a single bit in a word may be assigned to an individual transformer or its sense amplifier. When an addressing failure occurs, observe the prints of the G923, G924, and M742 to effect module and component fault isolation:

Address Bit	0 1	2	3	4	5	6	7	8	.9	10	11,
Module	M742				G 9 2	,			_	•	23

NOTE: Print G924-0-1 is in error:

Pin	Presently Shown	Should Be
BK2 CK2 BL2 CK1 DK1 DK2 CL2	PC100H PC101H PC102H PC103H PC104H PC105H PC106H	PC102H PC103H PC104H PC105H PC106H PC107H
		PC108H

PAGE 436 PAGE REVISION 0 PUBLICATION DATE May 1974

digital	FIELD SE	ERVICE TE	CHNICAL	Option or Designator				
	12 Bit 🛛	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	PA60A			
Title ROM TES	itie ROM TEST AND REPAIR Number TT#2							
All Processor Ap	plicability	Author W.F	reeman	Rev ø	Cross Reference			
	1 1 1	Approval	C	Date 11/15	177			

Consult the USER'S MANUAL, Page 12-6, Figure 12-4, to determine the location of a cracked transformer, and consult print G923-0-1 to locate a failed sense amplifier.

Repair of the G922 board may entail re-soldering a 36-gauge terminal connection, replacing a 36-gauge wire, or replacing a cracked transformer core (unwound). The 36-gauge wire is normally installed by the vendor and soldered to the G922 lugs without any insulationstripping process; it is assumed that the flux will break down this insulation. If you suspect a cold solder joint, be sure to cut the loose end of the wire as close to the lug as possible, and allow hot solder to pass over this freshly cut edge. Test the junction with an ohm meter. Replacing a 36-gauge wire (part number 29-18620) requires that the procedure for changing an ROM program be followed; observe the USER'S MANUAL pages 12-4 through 12-11. Changing a cracked core in a G922 requires placing the ROM assembly on a flat table or bench with the G923 down, removing the keeper plate and foam rubber backing, and examining the questionable unwound core. It is recommended that all cores be checked when the keeper plate and backing are removed. Never attempt to glue the pieces of a broken core together; replace a cracked unwound core with part number 29-18606.

Repair of the G923 board may entail replacing a cracked wound core. re-soldering a 36-gauge wire connection, or changing a solid state component. The G923 board should be removed from the ROM assembly by placing the ROM on a flat surface with the keeper plate down and then removing the (15) G923 holding screws. Lift the G923 carefully away from the G922 braid board. Lay the G923 on a flat surface with the cores facing up and test each core for cracks by gently pulling the two sides apart. A crack hidden beneath the windings will evidence itself when the side moves outward. Never attempt to glue the pieces of a broken core together; replace a cracked wound core with part number 29-18605. Care should be used when soldering the new core windings to the G923 circuit board to insure proper polarity; observe the nearby cores for proper wire-wrap direction and solder points. Wholesale swapping of a G923 module often proves that the new G923 module has cracked cores resulting from shock in shipping; all cores on a new G923 should be checked for cracks prior to joining this module with the braid board. Changing a solid-state component in a ROM requires exact replacement; use no substitutes.

Chuck Gamage - October 1971

USING TYPESETTING READER "0" AS A HIGH SPEED

Author

The following changes in the PAGO, PAGSA, PAGSF, will enable you to use reader "Ø" to read in Maindecs in place of the ASR33/35. reader "0" has been set up properly for 6 level input tapes. you should not have any problem reading 8 level tapes. If problems do arise and you cannot read 8 level tape, you may have to set up the reader for 8 level operation.

Don Stahl

Tech Tip

Number

O

Rev

PA60A-TT-1

Cross Reference

If this becomes necessary, remember to re-align reader for 6 level operation after you are done using reader for maindecs. Then place 6/8 level guide in 6 level position (UP).

### PA 60

**COMPANY CONFIDENTI** 

Title

READER

Processor Applicability

- Delete PA60 A25 Pin D to GND (Hole 6). Delete PA60 A25 Pin E to GND (Hole 7).
- Check PA61 Slots A10 & 11 for jumpers from Pin D to Pin C -Remove, if present.
- Add PA60 A25 Pin D to SW. 3) Add PA60 A25 Pin E to SW. Add PA60 any GND to SW.



- 4) Add 2/R-141 at PA61 slots A10 & 11.
- Refer to Tech Tip for 6/8 level RDR alignment. 5)
- Set 6/8 level guide for 8 level (DOWN). Reader ∅ may now be 6) used as a high speed reader. Parts required:

2/R-141 Modules 1 - Switch Assembly DPST (continued) Wire

PAGE 438 PAGE REVISION PUBLICATION DATE July 1972

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X

16 Bit 🗍

18 Bit 36 Bit

PA60A

Title	USIN READ					REA	DER "0"	AS	A HIGH	SPEED		Tech Ti Numbe	•
All	P	rocesso	r App	licab	ility		Author	Dor	Stahl		Rev	0	Cross Reference
8's							Approval	W.	Cummins	5 Date	7/31,	/72	

- 1) Delete PA68A B13F to GND Delete PA68A B13M to GND.
- 2) Add PA68A B13F to SW. Add PA68A B13M to SW. Add PA68A any GND to SW.
- Refer to Tech Tip for 6/8 level reader alignment. Reader may now be used as a high speed reader.
- 4) Set 6/8 level guide for 8 level (DOWN). Parts required:

1/switch assembly DPST wire

### PA68F

- Delete PA68F B10H2 to GND.
   Delete PA68F B10E1 to GND.
- 2) Add PA68F B10E1 to SW. Add PA68F B10H2 to SW. Add PA68F any GND to SW.



- 3) Refer to Tech Tip for 6/8 level reader alignment.
- 4) Set 6/8 level guide for 8 level (DOWN). Reader may now be used as a high speed reader. Parts required:

1/switch assembly DPST wire


Title CLARIFICATION AND CORR	ECTION OF TYPESETTING EC	CO's Tech Tip PA60	A-TT-2
All Processor Applicability	Author Fred Miller	Rev 0 Cross	Reference
8's	Approval W. Cummins Date	7/31/72 PR68	-TT-8

Title EF	RRATIC PUNCH OUTPUT I	FROM PUN	CHES ON A PA60	CONTRO	Tech Ti Numbe	PA60A-TT-3
All	Processor Applicability	Author	Fred Miller	Rev	ø	Cross Reference
8's		Approval	W. Cummins	Date 7/31	/72	

Complete all punch adjustments detailed in Tech Tip "Punch Adjustment Procedure" Section 4, Page 21. If there is still unreliable operation such as holes being picked up or dropped, characters being punched on top of other characters, or blank frames of tape, check the Schmitt trigger in the PA60 control.

The W501 Schmitt trigger (B32) might not be operating properly. The output pulses may vary radically in width and frequency with the punch running constantly. The problem may be that pin R, the input is clamped to about 2½ to 2½ volts. The problem can be solved by taking the 2 ma. clamp load (Pin D) off the imput (Pin R), and the 10 ma clamp off the output (Pin F) and switching them. This results in having the input clamped with 10 ma clamp load, and the output clamped with the 2 ma clamp load. This causes the input to go to -3V and, as a result, reliable operations of the W501.

Reference print PA60-A-4 circuit changed as follows:



PAGE	440	PAGE REVISION	0	PUBLICATION DATE	July 1972

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 16 Bit 18 Bit 36 Bit	PA60C

Title	PA60C OPTION		Tech Tip Number PA60C-TT-1
All .	Processor Applicability	Author John Gleeson Rev	g Cross Reference
8's		Approval W. Cummins Date 07/3	1/72

The PAGOC option (which will control up to 16 readers) provides a user with a "non-torn tape" system. The paper tape from the keyboard perforator is left in the reader with the tape arm down and initiation of reader selection is begun by pressing a push button mounted on the reader. An indicator lamp, also mounted on the reader, will be extinguished and, provided that no other tape is being processed, the computer will proceed to read and justify the tape. The end of a "take" is indicated by a "stop" code which has been punched on the tape by the operator. When this code is sensed, reading is discontinued and the indicator lamp on the reader lights again. Thus, an operator is free to perforate tape continuously, except for the pushing of a button to signal the computer that a take is ready for processing.

## BASIC THEORY OF OPERATION

Reader selection is made in the PA60A and/or PA60B (see print BS-PA60-A-2, and Diagram #1) which generates select reader levels used to gate the outputs of A and B flip-flops in order to drive the stepping motors in the PR68A Readers (see print BS-PA61-A-3). Further control over reader selection is made by ANDing the Select Reader signals with the outputs of the reader selection in the PA60C.

### INITIAL CONDITIONS

On power up and Key Start, Power Clear (produced in the computer) is used to set all R202's in the PA60C to the "l" state. The output from each R202 is taken to two (2) W051's, one being used to control the indicator lamp on the reader and the other to control Select Reader signals. A ground level on the output from each "Select" W051 will inhibit reader selection by the PA60A or PA60B logic. Thus, on power up all readers are de-selected with the exception of reader \$\mathscr{y}\$ which uses the opposite state of the RDR01 flip-flop for selection. This is for purposes of program read-in since the Typesetting Rim Loader uses reader \$\mathscr{y}\$ for reading program tapes, bootstrap tapes, etc. Selection of reader \$\mathscr{y}\$ is controlled by the RDR01 logic in the PA60C; \$\mathscr{y}\$ by the

When the typesetting program is started, it sequentially steps through reader selection searching for a selectable reader; i.e. one with tape in it, the tape arm down and for which the button has been pressed; for example, assume readers \$1, 2 and 6 are selectable. The first IOT 312 will deselect reader  $\emptyset$ , reset RDR01 flip-flop, find reader \$1 selectable and will begin processing the tape (See READER SELECTION, next page). When processing is complete the nect IOT 312 will deselect reader \$1.

Title	PA60C (Continued)	ř			Tech Ti Number	PA60C-TT-1
All	Processor Applicability	Author	John Gleeson	Rev	0	Cross Reference
8's		Approval	W. Cummins	Date 07/3	1/72	

## INITIAL CONDITIONS (Continued)

Set RDR02 Flip-Flop and check Reader #2. This is selectable so the tape in Reader #2 will be processed. When processing is complete the third IOT 312 will deselect Reader #2, set RDR03 Flip-Flop and check Reader #3. This is not selectable so another IOT 312 will be given which will check reader #4. This continues until another selectable reader is found, in this example reader #6. When the tape in this reader has been processed, reader #6 will be deselected, RDR07 Flip-Flop set and Reader #7 checked. After reader #15 has been checked, searching will begin again at Reader #5.

Note that if Reader #0 is selectable when the typesetting program is started, (the button pushed after start but before the program is loaded) it will be deselected by the first IOT312. It will be selected again only after the program has checked through the other readers in the system and provided, of course, that the operator at Reader #0 has again pressed the button.

### READER SELECTION

(See Diagram #1) - Example, when an operator at Reader #1 is ready to have a "take" processed, he presses the push button mounted on The closing of its contacts produces a positive his reader. going transition from the W700 switch filter in slot C06 (Pin K). This pulse resets the RDR03 flip-flop in slot D09. The indicator lamp on the reader will be extinguished by the W051 at C09, Pin F. The SELECT READER 02 signal from the PA60A will hold the output from the W051 at ClO Pin F, at ground, and level RS01 will be at -3V. When the operator selected reader becomes program selected, both SELECT READER signals will be at -3V, thus, tape processing will begin. When the stop code at the end of the tape is read, tape processing is stopped, some housekeeping is performed and then the program begins to step through reader selection again. The IOT312 which began tape processing allowed RS01 to go to ground. gate for the Flip-Flop is now enabled and hence the first IOT312 following tape processing will set Flip-Flop to the "1" state, thus, deselecting the reader and lighting the indicator lamp on reader "1".

### TNHTRIT FACILITY


Mounted on the PA60B/C logic frame is a toggle switch. When switched to the OFF position this provides an inhibit level which is used to hold all reader sclect Flip-Flops in the "g" state; i.e.; permanently selected. Thus, a selectable reader is redefined as a reader with tape in it and the tape arm down, but without the requirement for pressing the reader push button. PA60C-1-2, revision C and below do not show this inhibit logic.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit \$\ 16 Bit \ 18 Bit \ 36 Bit	PA60C


Title	PA60C	(Continued)				Tech Tip Number	PA60C-TT-1
All	Process	or Applicability	Author	John Gleeson	Rev	-ø	Cross Reference
0	1 1		Approval	W. Cummins C	Date 07/3	1/72	

### INSTALLATION

The PA60B is a two (2) rack control which is pre-wired to include the PA60C option. The PA60C option is implemented by inserting extra modules in the PA60B interface as per UML-PA60B-1. If a PA60C is being added in the field, cable interconnections are as follows:



Title	PA60C (Continued)		Tech Ti Number	
All	Processor Applicability	Author John Gleeson	Rev 0	Cross Reference
8's		Approval W. Cummins D	ate 07/31/72	



NOTE: Interconnections are not shown on PA60B/C prints.

DIAGRAM 1 - Example of Logic Interconnection
(Refer to Print PA60-C-1)

digital	FIELD	SE	RVICE	TE	CHNIC	AL	MANUAL
	12 Bit	A	16 Bit	П	18 Bit	$\overline{\Box}$	36 Bit 🗍

Option or Designator PA60C to PA61A

Bit 🗍

Title	PA60C (Continued)		Tech Tip Number PA60C-TT-1
All .	Processor Applicability	Author John Gleeson Rev	0 Cross Reference
8's		Approval W. Cummins Date 07/3	1/72

## PARTS LIST

Listed below are relevant part numbers for the PA6ØC modification:

	DESCRITPION	QUANTITY REQUIRED	PART NUMBER
"Select"	Switch Box	l per reader	76-Ø5424
Switch	Grayhill Switch #2201	1 per reader	12 <b>-</b> Ø2995
	Sub-miniature Toggle Switch	1	12Ø1168
"Inhibit"	Phillips Panhead M/C Screw 8/32x11/41	G 2	9 <b>øø</b> 6 <b>ø44-</b> 1
Switch	Spacer 1/4 O.D. #6 CL Hole 1LG	2	
	Switch Mounting Bracket	1	74ø5269
	Dialco lØIR Light	l per reader	12-4628
	Light Bulb 33Ø	l per reader	12-2986
	Jones Terminal Strip #4-140	1 per reader	9ø-ø69ø1

John Gleeson

December 1970

# COMPANY CONFIDENTIAL

PAGE PAGE REVISION 445 PUBLICATION DATE July 1972

Title	PA61A UNUSED READ	Tech Tip Number PA61A-TT-1	
All	Processor Applicability	Author P. Tinkham	Rev g Cross Reference
8'5		Approval w. Cummins	Date 07/31/72

A false indication of tape being read can result from unused reader slots in the PAGIA logic. With no reader connected to the PAGIA logic, "feed hole" will float more negative than 0.7 volts falsely indicating tape in the reader. Since the typesetting program does not know how many readers are available in the system it must check each one. Sequentially looking at readers \$\textit{g}\$-15, it in turn gives each one a read command and then checks for a reader flag. In existing readers (assuming no tape is in the reader) "feed hole" will be at ground and the flag will not be set. The program will then go on to the next reader. If the program tries to check a reader number where none exists or is not plugged in, "feed hole" will be floating negative enough to set the flag and will erroneously indicate a reader with tape. This will cause the program to hang up on the false reading of rubout codes.

This problem is most likely to occur when:

- The system has just been installed and the typesetting program is being run for the first time.
- 2) A reader has been temporarily taken off line for repairs, etc.

The problem can be solved by connecting the "feed hole" inputs of all unused reader slots to ground. Locate the correct points in Table 1 and jumper all unused reader slots to the nearest ground. If a reader was taken off line temporarily, remember to remove the jumper when the reader is back in service.

PA61A Number	Reader Number	Pin Grounded
1	Ø	A 1 H
î	í	A 2H
i	2	B1H
î	3	B 2H
2	4	A 1H
2	5	A 2H
2	6	BlH
2	7	B 2H
3	8	A 1 H
3	9	A 2H
3	10	B1H
3	11	B 2H
3 4	12	AlH
	13	A 2H
4	14	B1H
4	15	B 2 H
4	15	5511

PAGE 446	PAGE REVISION	0	PUBLICATION DATE	July 1972 .



## FIELD SERVICE TECHNICAL MANUAL


12 Bit X 16 Bit 18 Bit 36 Bit


Option or Designator
PA61A TO
PA63

Title	30 VOLT POWER SUPPLY	PROBLEMS	Tech Tip Number PA61A-TT-2
All .	Processor Applicability	Author Paul Tinkham	Rev g Cross Reference
8's		Approval W. Cummins Da	nte 07/31/72

There are two problems associated with the 30 volt power supply used on all typesetting systems. This is the G799 power supply (G799A for 240V/50 HZ) which supplies -30 volts for the PA61A and PA68A, and +30 volts for the PA63 and PA68F controls. The absence of a bleeder resistor on the 30 volt line has caused reader modules to be blown when inserting or removing the reader cable even with all power turned off. The other problem is excessive noise on the line when both the reader and punch are operating, causing various intermittent problems.

Both of these problems were solved by ECO number PA61-A-00003, but most units shipped to date have not had this change incorporated. The ECO consists of addition of a 500 ohm/25 watt bleeder resistor and a 50 mfd/50 volt bypass capacitor in parallel across the 30 volt output. This change applies to all controls (PA61A, PA68A, PA63, PA68F) and must be added if not already present to expect proper operation. See Figure 1 for correct wiring and parts numbers.





# FIG. 1 - G799\* POWER SUPPLY

PARTS REQUIRED:				~6 M9.	A - 240 V/50 HZ.	
1	RI	13-00333	500	MHO	25 WATT	PROISTAP
ı	CI	10-00080				CAPACITOR

Title	30 VOLT POWER SUPPLY	PROBLEMS	Tech Tip PA63-TT-1	
-	Processor Applicability	Author P. Tinkham	Rev g Cross Reference	-
All		Approval W. Cummins	Date 07/31/72 PA61A-TT-2	┙

Title	WARNING ABOUT M710	PUNCH	CONTROL MODULE		ech Tip umber	PA63-TT-2
1	Processor Applicability	Author	Fred Miller	Rev 0		Cross Reference
AII 8's	1 1 1 1 1 1	Approval	W. Cummins Date	07/31/	/72	PA68F-TT-3

Title	CLARIFICATION AND CO	RRECTION OF	TYPESETTING	ECO's	Tech Tip Number	PA63-TT-3
All	Processor Applicability	Author F. I	Miller	Rev	0	Cross Reference
8's		Approval W.	Cummins Date	07/	/31/72	PR68-TT-9

Title	PA63/PA68F			Tech Tip Number	PA63-TT-4
AII	Processor Applicability	Author P. Bezeredi	Rev	0	Cross Reference
8's		Approval W. Cummins	Date 07/3	1/72	TYPESET SFTWRE-TT-6

Title	NOISE ON IOP2		Tech Ti Numbe	PA63-TT-5
All	Processor Applicability	Author R. Boehm	Rev ø	Cross Reference
8's		Approval F. Miller	Date 8/9/73	

Some PA63's were wired with the IOP2 line to CO7E1 running parallel with the 30V wires on C row. The 30V runs induce noise into IOP2 line causing errors. If this problem occurs reroute the IOP2 line so that it runs down "B" row to B07 and then down to CO7E 1.

The problem that occurs is the Reader Select Buffer being loaded at the wrong time with the wrong value, thus deselecting the reader that is running. Usually shows up while running Test 07, typeset configuration test.

PAGE 448	PAGE REVISION	0	PUBLICATION DATE July 1972

							_							
d	g	i t	а	]	12 i		SE	16 Bit	TE	CHNICAL  18 Bit	MAN 36 E			ption or Designator PA68A
Title	READER PA68A-TT-1													
All		Pro	cesso	r Ar	plica	bility	<b>'</b>	Author	Do:	n Stahl		Rev	0	Cross Reference
8's	L	L	L		L	L		Approval	W.	Cummins	Date	07/3	31/72	PA60A-TT-1
Title	CLA	RIF	ICA'	ric	N A	ND (	CORR	ECTION	OF	TYPESETTIN	IG EC	0 <b>'</b> s	Tech Ti Number	D3 C03 mm 0
All		Pro	esso	r Ap	plica	bility	'.			ed. Miller		Rev	0	Cross Reference
8's		L		L	L	L		Approval	w.	Cummins	Date	07/	31/72	PR68-TT-8
														,
Title	Title 30 VOLT POWER SUPPLY PROBLEMS Tech Tip Number PA68A-TT-3													
All		Proc	esso	r Ap	plica	bility		Author	P	. Tinkham		Rev	0	Cross Reference
3's		L				L		Approval	w.	Cummins	Date	07/	31/72	PA61A-TT-2

d i	qital	FIELD SE	RVICE TECHNICAL MANUAL	Option or Designator						
		PA68F								
Title	Title USING TYPESETTING READER "0" AS A HIGH SPEED Number PA68F-TT-1 Number									
All	Processor A	pplicability	Author Don Stahl Rev 0	Cross Reference						
8's			Approval W. Cummins Date 07/31	/72 PA60A-TT-1						

Title	CLARIFICATION AND COR	RECTION OF TYPESETTING	ECO's Number	PA68F-TT-2
All	Processor Applicability	Author Fred Miller	Rev	Cross Reference
8's		Approval W. Cummins D	ate 07/31/72	PR68-TT-8

Title	WARNING	ABOUT	Tech Ti Number	r 1			
All	Proces	sor Appl	icability	Author Fred Miller	Rev	0	Cross Reference
8's				Approval W. Cummins	Date 07/3	1/72	

If you don't like to rebuild PP67C and PP67D (Teletype BRPE) punches don't pull the M710 module out of PA68F or PA63 controls and leave power on.

When the M710 is out of the circuit, the M113 input gates float. This will turn on the M060 modules and drive maximum current through each solenoid of the punch that is selected. Within a few minutes smoke begins to appear as the windings of the solenoids begin to melt together and the green 10 watt resistors underneath the punch turn shades of amber.

If you must have the M710 out of the circuit, remember to tie the input gates of the M113 high.

Title	30	VOLT	POW	ER	SUPI	FLY	PROBLE	MS				Tech Ti Numbe	PA68F-TT-4
All	-	Process	or App	olica	bility		Author	Р.	Tinkham	F	Rev (	)	Cross Reference
8's							Approval	w.	Cummins	Date 0	7/31	/72	PA61A-TT-2

PAGE 451	PAGE REVISION	0	PUBLICATION DATE	July	1972	

Title	PA68F CONVERSION PR		Tech Ti Number	PA68F-TT-5		
All	Processor Applicability	Author	P. Tinkahm	Rev	0	Cross Reference
8's		Approval	W. Cummins Date	07/:	31/72	

When a PA68F (Positive Logic Single Reader/Punch Control) is used for 6 level operation, the "one" side of RD7 and RD6 flip-flops are wired to ground. This keeps RD7 and RD6 from ever setting to a "one". Reference print D-RS-PA68-F-1 Rev. H.


Conversion of a PA68F to 8 level operation required removal of the grounds (B10E1, B10H2 to Ground). There is a good possibility that RD7 and RD6 will fail to operate properly even with the grounds removed. This is due to the fact that grounding these points might blow out the IC chips for RD7 and RD6.


Solution of the problem is either replacing the M216 in slot B10 or replacing the appropriate IC's on the module <u>after</u> the grounds are removed. An upcoming ECO will alter the method of disabling RD7 and RD6 thus alleviating the problem.

Title	PA63/PA68F Typesetti	A63/PA68F Typesetting Configuration Tests Tech Ti Numbe								
All .	Processor Applicability	Author P. Tinkham Re								
8's		Approval W. Cummins Date 0	7/31/72 TYPESET SFTWRE-TT-6							

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator PC01
	12 Bit X	16 Bit 🔲	18 Bit 🗶	36 Bit 🗌	

Title	le PCO1 PUNCH MOTOR REPLACEMENT			Tech Ti Numbe	ip PC01-TT-1
All	Processor Applicability	Author Sweeney/Elms	Rev	0	Cross Reference
x	1 1 1 1 1 1 1	Approval	Date		





## COMPANY CONFIDENTIAL

PAGE 453 PAGE REVISION Ø PUBLICATION DATE

Title	PCO1 PUNCH MOTOR RE	PLACEMENT	Tech 1 Numb	
All	Processor Applicability	Author Sweeney/E1ms	Rev ø	Cross Reference
х		Approval F. Purcell	Date 7/31/73	

There are currently two kinds of motors in stock as replacements for the PDP-8 Family series of High Speed Punch Assemblies.

### These are:

12-05383 GE 5KPM49EG190 (stamped: CW) old, PCO1 12-09365 GE 5KPM49EG276A (stamped: CCW) new, PCO4

These motors are not interchangeable. If the wrong one is installed the Punch will run backwards (adding considerably to tape assembling time).

The restrictions for use of these motors are as follows; (refer to accompanying drawing):

On punch assemblies where the drive pulley is at the left, motor 12-05383 is to be used. If the drive pulley is located on the right, then motor 12-09365 must be used.

Aside from the difference in armature rotation, motor 12-05383 has five leads whereas motor 12-09365 has only four.

\*For information purposes only, new style Punch Assemblies with the longer input shaft (pt.#29-1988]; equal length at both ends), can be set-up for either right or left hand drive.


							CP	ւ
digital	FIELD SE	RVICE	TECHNIC	CAL MA	ANUAL	0	ption or PC02	Designator
0191101	12 Bit X	16 Bit [	18 Bit	□ 3	6 Bit 🗌			
Title PC02 READE	ER ADJUSTME	NT				Tech T Numbe		2-TT-1
All Processor A	pplicability	Author			Rev		Cros	s Reference
[X]		Approval			, ,	1-72	L	
If a PC02 is G904 Photo A as follows:	s found to Amplifier h	be diff: as not l	icult to been modi	adjust	, it ma	y be dific	that ation	is
1. Change e 100K ohn	eight (8) 1 n, 1/4 W, 5	2K ohm : % (DEC )	resistors Part #13-	("A" : -2466).	in drav	ving b	elow)	to
(DEC #10	nine (9) 3K 0-00016).							
	3.9K ohm (o 3-5346).	r may b	e 7.5K) :	esisto	r (C) t	:o 27F	ohm,	1/4W
-	the 2.2K o							
•	the ZENER							
6. Rémove m be only	nine (9) .0 one (1) .0	lUF capa lUF rem	acitors aining o	(F) from	m the dard, (X	card;	there	should
NOTE: The (	39-4 should lternate on	be adj es/zero	usted for s tape.	a 50/	50 duty	y cycl	le usi	ng
				$\geq$				
G 904	Г	ı 🗆	пг	п п	П	П	П	$_{n}$
	ď				A	A	A	
	Ü							
	$\prod_{i=1}^{n}$	F	F	FX	FF	F	F	П
	Цl	ЦΠ	ШЦ	і Ш	ΙШ	Ш	Ш	U
E								
	ՐՈԱ	DAN	Y CON	HUEN	TIAI			- 1
пП	GUM	L WIZ	i vuiti	וטנוו	I WIL			

PUBLICATION DATE

PAGE 455

PAGE REVISION

Title	PCO2 MOTOR EXCHANG	PC02 MOTOR EXCHANGE Tec			
All	Processor Applicability	Author Sweeney/Groves	Rev A	Cross Reference	
x		Approval F. Purcell Date	e 7/31/	73	



PAGE 456 PAGE REVISION A PUBLICATION DATE	
-------------------------------------------	--

CPL

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
digital					PC02
	12 Bit 🗵	16 Bit 🔲	18 Bit 🗷	36 Bit 🗌	

Title	PCO2 MOTOR EXCHANGE		Tech Tip Number PCO2-TT-2
All	Processor Applicability	Author Sweeney/Groves Rev	A Cross Reference
l x		Approval F. Purcell Date 7/31	173

If a motor must be replaced in an older PCØ2 Reader, the newer type oil-damped unit will be supplied. Due to difference in the forward bearing housing between the units, a new mounting plate will also be required.

The older style motor can be easily identified by the absence of an oil-port screw and the presence of wires connected internally to the motor.

On the newer type motor, power connections are made available at the rear of the unit via a Deutsch connector.

When replacing an old motor, order both the following items:

12-04735 Motor \$298.00 74-05941 Mounting Plate \$57.00

The accompanying drawings will aid you with the installation of the new unit.

CPL Ontion or Designator

did	gital					j	
		12 Bit 🔃	16 Bit [	] 18 Bit [	36 Bit 🗌	PC03	
Ē						Tech Tip	
Title	PC03 POW	ER LINE CR	OSS TALK			Number	PC03 TT#1
All	Processor A	pplicability	Author	W. Freeman	Rev	ø	Cross Reference
8	1   1	1 1 1	Approval	W.E.Cummins	Date 11/	14/73	

FIFI D SERVICE TECHNICAL MANUAL

When punching several channels within a character, large spikes are produced on the -30V line. With present wiring runs these spikes can be induced onto other D.C. power lines and logic lines.

This problem is worse when the processor is time sharing with the punch (not waiting for the flag) and has caused failures of user programs at several installations.

Remove the two -30V lines to the punch and the punch drivers. Re-wire, routing the wiring direct and away from other wiring. For example, the -30V to the punch drivers is best taken around the right hand side of the interface as viewed from the wiring side.

digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator PC04

12 Bit 🔀 16 Bit 🗓 18 Bit 🗷 36 Bit 🔀

Title	Title PC04 READER ADJUSTMENT PROCEDURE			PC04-TT- 1
All	Processor Applicability	Author A. Newbery	Rev <sub>0</sub>	Cross Reference
Ιχ" Ι		Approval W. Cummins	Date 6/6/72	

- 1. All power must be off while the following checks are made.
  - a. Check fuses for proper type and rating; they must be 3 Amp., slow blow.
  - b. Check for continuity between reader lamp ground detent and chassis ground.
  - c. Check the following wires for proper connection:

### LOCATION

## COLOR

### LOCATION

black (str)	+	BØ8C
wh/black (str)	#	BØ7C
brown (str)	#	AØ1N
yellow (str)	#	AØ1V
wh/yellow (str)	#	AØ8F
white (str)	+	BØ1U
grey/red (str)	П	AØ8A
grey/yellow (str)	П	AØ8B
blue (str)	П	BØ6V
blue (str)	$\perp$	DIOV


wh/blue	*	AØ7B				
wh/green	*	BØ1B				
brown (solid)	#	BØ3R,BØ3S				
orange (solid)	#	BØ4R,BØ4S				
yellow (solid)	#					
violet (solid)	#	BØ6R,BØ6S				
+ if PCØ4 includes punch						
* only on PCØ4C configuration						
# if PCØ4 includes reader						

- d. With the reader lamp in position, see that the tension on the lamp is sufficient for good contact.
- 2. Apply AC power to the unit and check for:
  - a. +5, +.5 volts on AØ8A and BØ8A. This voltage is usually 4.3 to 4.6 volts with a .2 to .3 volt ripple.
  - b. -15, ±1 volts on AØ8B and BØ8B. Large fluctuations in this voltage will make adjustment of the G918 impossible.
  - c. -30 to -40 volts on BØ6V and BØ2D.
- Check for 6.8uf, (# 10-5306) capacitors between pins AØ3A (+) and AØ3C (-) and between pins BØ3C (+) and BØ3B (-).
- 4. Reader adjustments:
  - a. Secure reader lamp and rotate it into such a position that the seam in the glass bulb does not distort the portion of the light beam which illuminates the photo cells.
  - b. Loosen read head guide plate, press it downward gently against three thicknesses of tape and secure it. (be certain that the plate is positioned so that it will not obstruct the light to the photohead and that the plate is parallel to the platform)
  - c. Center motor bolts in slotted motor mount holes.
  - d. Adjust sprocket wheel so that tape data holes are centered over the photo cells and the edge of the tape is against the back plate. This is the tape guide so be sure that the tape is against the back plate but doesn't bind or ride up the side.
  - e. Reader tape depressor adjustment:
    - 1. Loosen the two screws which hold the fork.
    - Adjust the depressor so that it does not touch the sprocket teeth. With minimum pressure, hold the fork down and tighten the two screws. The fork should be held against the sprocket

wheel by spring tension. PUBLICATION DATE

CPL Tech Tip Title PC04 READER ADJUSTMENT PROCEDURE (Continued) Number PC04-TT-1 Processor Applicability Cross Reference All , Author Rev A. Newbery n Approval Date W. Cummins 6/6/72

- Reader adjustments continued:
  - f. Adjust lamp voltage for 3.8 to 4.1 volts for best adjustment of the G918.
  - g. Adjust condensor so that maximum light falls on the cells. h. The M715 adjustments are the same as those for a PC8I/8L; refer to 8I/8L Field Service Tech Manuals Section 4, Page 1 for this procedure.
  - i. Cycle a Ø's and 1's tape through the reader at full speed.
  - j. Adjust potentiometer on the amplifier module (G918) so that all data holes cause readout. NOTE: if potentiometer adjustment does not allow all holes to be read check the strobe position and adjust it so that all holes are read. Strobe adjustment is made by rotation of the motor on its mounting plate or rotation of the sprocket wheel on its shaft.
  - k. Look at data pulses (sync negative, internal on scope) and adjust amplifier potentiometer for an on/off percentage ratio of 42/58 on the longest data pulse. It is possible that this ratio may not be obtainable; in this case, adjust the variable resistor in the reader lamp circuit until the ratio is obtained.
  - 1. Check on/off ratio of all data pulses. The minimum ratio must be greater than 25/75. If the minimum on/off ratio is greater than 30/70 adjust the amplifier potentiometer to reduce it to 30/70 or less.
  - m. Determine the earliest rising and the latest falling data pulse and set the strobe to the center of the sum of these two pulses. (see diagram)
- 5. Run operational tests on the reader and make any fine tuning adjustments which are necessary.



digital

## FIELD SERVICE TECHNICAL MANUAL


12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator PC04

Title	CIRCUIT SCHEMATIC FOR PC04 REGULATOR BOARD Tech Numb					
All	Processor Applicability	Author	David Nielsen	Rev	0	Cross Reference
x l		Approval Jeff Blundell Date 02/08/73			8/73	

The circuit schematic for the PCO4 regulator board is not presently part of the customer print set, which can cause some difficulties if you are trying to repair a power problem. The drawing below reflects the latest revision of the supply (created by ECO 5408308-003), and shows the change of Rl and R4 to 82 ohms, the new zener D3, and the elimination of the 0.1 ohm resistor (replaced by an external fuse) in the bridge circuit.

Peripheral Engineering is aware of the documentation shortcomings, and have been asked to add the schematic to the drawing set.



UNLESS OTHERWISE INDICATED:

Capacitors are 6.8 MFD 35V 20% Diodes are 1N756A, 8.2V D4 is MDA960-3 Resistors are 1/4W 5% Tabs are AMP 41290

<u>Company Confidential</u>

PAGE 463

PAGE REVISION

PUBLICATION DATE


February 1973

Title	ROYTRON PUNCH IMPR	ip r PC04-TT-3		
All .	Processor Applicability	Author REG BURGESS	Rev 0	Cross Reference
		Approval JIM BARCLAY	Date 3/15/74	

Clder models of the Roytron punch in heavy duty applications are consuming punch pins and index pins at a high rate with resultant increase in Field Service expenditure. More recent punches in similar applications do not appear to have this problem.

Roytron has introduced the following changes to overcome some of the earlier problems.

- 1. A higher chad bubble, Roytron part number 801048, has been introduced to alleviate the problem of chad backing up and generally over-loading the whole punch mechanism. Future improvements to this part may include an aluminum flashing inside the chad bubble to bleed off static built up on the chad and springs under the heads of the hold down bolts to allow the bubble to lift if chad build up still occurs.
- Punch pins have been changed from a hollow ground type of end to a diagonally flat ground end, the part number change is from 160110571 to 551252.
- The index pin has been similarly changed but its part number is still 160110563.



The DEC part number will not change.

(Page 4 intentionally left blank)										
PAGE 464		PUBLICATION DATE		1974						

digital	FIELD SE	RVICE TE	Option or Designator		
	12 Bit 😱	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	PC8E
				T	Tech Tip

Title	CONVERTING PC8E, PC8	Teci Nun		
All	Processor Applicability	Author W.Freeman	Rev ø	Cross Reference
```	8F   8T   81	Approval	Date	

Customers desiring to remove their high speed reader/punch from PDP-8I to use on their PDP-8E must do the following:

- Purchase an M840 (the high speed reader/punch board that plugs into the omnibus). - Price \$750 - cable(s) included.
- Have Field Service convert the reader/punch combination (PCO4).

The Field Service charge is as follows:

Reader/punch - \$735. Reader alone - 505. Punch alone - 325.

The above Field Service prices do not include travel.

The Field Service conversion procedure is as follows:

To convert a PC8I to a PC8E:

Parts required:

Part Number	Name	Quantity
M840 with cable	PC Control	1
M044	Solenoid Drivers Wired logic	3 1
70-06268-1 *70-07267	Photo Array	î
*G918D	Photo Amplifier	1

\* Not required if ECO #PCO4-00046 is installed.

Follow these instructions:

- 1) Remove front cover and cage.
- 2) Check the PCO4 for its ECO status.
  - A) Are the reader motor drive resistors 25 ohms 40 watts? If not, install ECO #PC04-00022.
  - B) Is the +5VDC off by more than ± .5V? If so, install ECO's #5408308-00003 and 4.
  - C) Is the feed switch causing the motor to stall? If so, install ECO's #5408310-0000 1 and 2 and PCO4-00025.
- 3) Remove old photo cell array and shim. (Dispose of shim.)
- 4) Unsolder or unwrap wires listed in Table A.

Note: Do not cut off anymore wire than necessary.

PAGE 465 PAGE REVISION 0 PUBLICATION DATE May 1974

Title CONVERTING PCSE, PCSI	Tech Tip Number <sub>PC8F</sub> -TT-1	
All Processor Applicability	Author W. Freeman Rev	
BE 8I 8L	Approval Date	/14/73

- 5) Remove old wire logic.
- Place new wired logic in PC04.
- 7) Replace wires that were removed in step 4.
- Install modules in the wired logic, using the PCO4 UML (PCO4-0-3 Rev. B).
- To "Set up" the reader use the PC04/PC05 (Feed Hole Strobe) Maintenance Manual, chapter 5.3.
- 10) Replace the front cover and cage.
- 11) Perform the customer acceptance procedure.
- 12) Make the log entry.

TABLE A

Wire #	Logic Conn.	Color	
10	B06V*	Green	
18	A 0 8 A	Gray-Red	
19	A 0 8 B	Gray-Yellow	
20	B02U	White	Punch
21	B08C	Black	Punch
22	A01V	Yellow	· unen
23	BO7A°	White-Black	
24	A08F	White-Yellow	
. 25	A02B**	Brown	
30	B03R	Brown	
31	B03S	Brown	
32	B04 R	Orange	
34	BOSR	Yellow	
35	B05S	Yellow	
36	BOGR	Violet	
37	BOGS	Violet	
52	B02D*	Blue	Punch

<sup>\*</sup> If there isn't any wire on B02D and the wire on B06B is blue ECO #PC04-00022 must be installed.

<sup>\*\*</sup> If ECO #PC04-00046 hasn't been installed the wire on AD2B is on AO2N and should be moved to AO2B when installing new logic block.

O If white-black wire is on BO7C instead of BO7A, ECO #PCO4-00025 should be installed.

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Op	tion or Designator
digital	12 Bit 🕠	16 Bit 🔲	18 Bit 🗌	36 Bit 🗌	PC	BE to PC8I
				1.	Tech Tip	
Title CONVERTING	PC8E, PC81	, PC8L			Number	PC8E-TT-1
All Processor A	pplicability	Author W.	Freeman	Rev ø		Cross Reference
8E 81 8L			E.Cummins	Date <sub>11/14/</sub>	73	
PDP-8/L to	use on the ase an M840	ir PDP-8/ ) (the hig	E, must do h speed re	the follo	wing:	
that	plugs into	the OMNIB	US).			
Price	- \$750. ca	able(s) in	cluded.			
Have	Field Serv	ice modify	the PC04	using ECO	#46.	
The F	ield Servi	e charge	is as foll	ows:		
	To conv	ert the re	ader/punch	combinati	on (P	C04)
	The read	ler/punch	- \$545.			
	The read	der alone	- \$385.			
	The pun	ch alone -	\$160.			
The above	Field Serv	ice prices	do not in	clude trav	el.	
To convert	PP8I to PP8	E:				
Parts	required:					
3	- M840 - M044 - 70-06268-	1				
Skip s	teps 2A, 20	, 3 and 9	of PC8I to	o PC8E con	versi	on.
To convert	PR8I to PR8	E:				
Parts	required:					
1 1	- M840 - *G918D - 70-06268- - *70-07267					

COMPANY CONFIDENTIAL


\* Not required if ECO PC04-00046 is installed. Conversion procedure same as "PC8I to PC8E".

Title	PC8I	INSTALLATION	PROCEDI	JRE			Tech T Numbe	ip PC8I-TT-1
All	Processo	or Applicability	Author	Art	Newbery	Rev	0	Cross Reference
L	81		Approval	Bill	Cummins	Date 07	/31/72	1

Refer to print D MU 81 0-17 for placement of modules and cables. The 779 power supply is mounted at the rear of the 81 cabinet just above the track for the 81 logic with 9, 10/22 screws. AC power from the 704A supply is brought to terminals 1 and 2 on the lower transformer in the 779. Output from this transformer is brought to the power channel at the top of the cabinet. To obtain 30 volts for the reader motor, the outputs of -15 and +15 in the upper portion of the 779 are brought directly to the reader motor with +15 used as a ground reference. (see diagram below) The reader light is supplied with +10 volts from the power channel.

For neatness, all wires are spiral wrapped together and tied to the cabinet frame. Be certain to leave enough slack so that when the PC8I is pulled out to the end of the tracks, no strain is imposed on these power lines, the AC power cord, or the flexprint cables. A 6/32 machine screw and nut are used with a ½" cable clamp to tie down the power cable at the rear on the reader side of the PC8I pan. The AC cord from the power channel to the PC8I is tied down with the power wires from the 779 and other leads from the power channel but is not spiral wrapped with them.

Arthur Newbery April 1969




PAGE	468	PAGE REVISION	0	PUBLICATION DATE	July 1972

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗶 16 Bit 🗌 18 Bit 🗌 36 Bit 🦳	PC8I to PDP8

Title	CONVERTING PCSE, PCS	Tech T Numbe	ip rPC8I TT#2	
All .	Processor Applicability	Author W. Freeman	Rev ø	Cross Reference
		Approval W.E.Cummins	Date 11/14/73	PC8E TT#1

Title		ip		
All	Processor Applicability	Numbe Rev a	r PC8L TT#1  Cross Reference	
		Approval Date	11/14/73	PC8E TT#1






#### FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit 18 Bit 36 Bit

Option or Designator

Title WIRE RUNS FOR POWER SUPPLIES AND CONTROL (Con't.) Number PDP8-TT-1

All Processor Applicability Author C. Sweeney Rev 0 Cross Reference Approval W. Cummins Date 07/31/72



Title	Title								PDP8-TT-2
All	All Processor Applicability				Author W. Freeman	Rev ø		Cross Reference	
	8						Date 11/15/7	, 3	

#### PROBLEM

# COMPANY CONFIDENTIAL

If the interrupt request line is asserted at just the proper time in the PDP-8's cycle, the INT ACK flip flop's "l" output may be negative about 100 nanoseconds at 72B time. The flip flop does not really set, it starts to, but its DCD gate is not fully enabled. The interrupt system still operates properly, the PDP-8 merely does not honor the request until the next Fetch cycle. At that time INT ACK's DCD gate has had lots of time to set up.

INT ACK(1) is used as one of the inputs to a diode gate which forces IRØ to a 1. If INT ACK(1) goes negative, the Ø output of IRØ will be held at ground. Because of the way in which the DCD gate is tied back to the flip flop output, the DCD gate on IRØ will not start setting up until IRØ's Ø terminal is allowed to go negative. Hence, if INT ACK "glitches" for 100 nsec, the DCD gate on IRØ will have 100 nsec less time to set up. Just think of what could happen if the instruction happens to be an Operate, and IRØ fails to set

This problem is particularly noticeable in the 680 system since it uses the interrupt almost continually.

#### SOLUTION

Connect #>IR signal into the unused input of the diode gate (PB20U to PD35R). The diode gate will thus be disabled for 150 nsec at the beginning of each Fetch cycle, and IR# will have its full time to set up.

Title	DW08 o	r PDP	8			Tec Nu	h Tip mber PDP8-TT-3
All	Proc	essor Ap	plicab	ility	Author W. Freeman	Revø	Cross Reference
	8				Approval W. Cummins	Date 11/15/73	5

Problem: DWO8 outputs for IOP's, T1 and T2, and PWR CLR, are passing extra pulses for the positive excursions which occur on the inputs to M508; i.e., positive overshoot from W640 on the IOP's.

Solution: Problem caused by long positive excursions on BTl and BT2 pulses. During these positive periods, any other positive spike at another input on the M508 would produce an output. Apparently a positive excursion of >1 micro sec will raise the -.7 volt clamp on the M508 to some positive level, thus disabling the positive clipping diodes on all other inputs and allowing a positive spike to produce an output.

A termination of 47 ohms on all six W640 outputs cured the problem.

PAGE	472	PAGE REVISION 0	PUBLICATION DATE	May 1974

digital	FIELD SE	RVICE TECHNICAL MANUAL	. Ор	tion or Designator
	12 Bit 🛛	16 Bit   18 Bit   36 Bit	PD	P8
	MEMORY PROF	BLEM	Tech Ti Number	
All Processor A	pplicability	Author D. A. White Rev	ø	Cross Reference
8	5/73			

PROBLEM: PDP-8 MEMORY: R650 Driving Read Level to G209's saturates. This is a PRF problem which may show up as poor margins in extended memory tests, or as a problem in using keys when memory is tuned for good checkerboard margins.

SOLUTION: R650 E or later: change the 4-320 ohm resistors to 470 ohm 1/4W 10%. This problem does not exist in D or earlier revisions. Incidentally, revision "SIA" is later than "E". All boards which must be changed have TO-5 can transistors (2N2219's) in them. Watch out-there are 82 ohm resistors in

other places on the board.

ACTION: Fix "E" or later revision, all machines. The only module locations affected are MC 16 and EMC 16. (By the way, this fix could also help MB Bits when the machine has lots of

I/O gear.)

Title	P	DP8	GL <i>I</i>	ASS	FRO	NT	PAN	ELS				Tech Num		<b>P8-TT-</b> 5
All	All Processor Applicability							Author P. Dudziak Re			ev g	С	ross Reference	
L	8							Approval	Don	Herbener	Date 2	/28/74		

Several requests for the part number of PDP-8 Front Panels have come into the Technical Assistance Center. For future reference, the correct part numbers are listed below:

195" Table Top Model - 74-4534

19" Cabinet Model - 74-4883

Title		ONT	PANE	L S	WITC	HES			Tech Ti Number	
All	Processor Applicability						Author D. Staupe	Rev	0	Cross Reference
	8						Approval J. Blundell	Date 4-1-	-74	

12-5064

Switch with spring

12-5411

Switch without spring

Title	MARGI	NAL CH	ECK	PANEL	ASSEM	BLIES			Tech Tip Number	PDP8-TT-7
All	Proc	essor App	olicabi	ility	Author	Jeff	Blundell	Rev	0	Cross Reference
Ш	8				Approva	Bil!	l Freeman	Date 4/2/7	74	

The part numbers for the Marginal Check Panel Assemblies are:

74-04604

Processor Wing

74-04606

Memory Wing

12-05086

Marginal Check Switch

PAGE 474	PAGE REVISION	A	PUBLICATION DATE	March 1974	

digital	
---------	--

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit 18 Bit 36 Bit

PDP-8/E

Tit	le	PD	P-8/	E I/	O Ter	min	ation	Rules	3			Tech Tip PDP-8/E TT-1 Number		
Ai	1	Proc	essor	Applic	ability		Author	Ken	Quinn		Rev	ø	Cross Reference	
	8E		1 1	-		ſ	Approval	W.E.	Cummins	Date	07/	31/72		

Due to the fast switching time of the AC bits in the PDP-8/E, sufficient noise may be generated along the Buffered AC cable (of the Positive I/O Interface) to cause false signals at the peripheral end.

All PDP-8/E's which have a Positive I/O Interface must be equipped with a G717 Rev. A or B. If a G717 Rev. A is used, a 100 OHM resistor must be installed on the Initialize Signal to ground. If the use of G717 is not possible, (i.e., customer interface) terminate the following signals with 100 OHM resistors to ground.

Signals: BIOP 1
BIOP 2
BIOP 4
BIOF 1
BTS 3
Initialize

Title	W103,	/PDP-8	/E Pr	oblem	s with	Negat	ive Logi	c		Tech Ti Number	P PDP-8/E TT-2
All	Proc	essor Ap	plicabil	ity	Author	Louis	Klotz	-	Rev	ø	Cross Reference
	8E				Approval	W.E.	Cummins	Date	07/	31/72	

The W1#3 device selector for negative logic is commonly used on PDP-8's, 81's, 81's, however, it presents a problem to the 8E. The IOP width on a PDP-8/E is nominally 56# nsec. and variable upwards to 3.1 usec. All data, skips, etc., being strobed during the last 1## nsec. of width. The W1#3 triggers a 4## nsec. PA, and uses it to gate information onto the I/O bus; therefore, the data has come and gone before strobe time. A new device selector (W123) will soon be released which corrects this problem. It consists of the W103 etch with the PA ommitted. In the meantime the W1#3 can be modified to eliminate this problem roblem.

Delete: C1 82% pf. cap.
C4 82%
C7 82%
D28 D664
D46 D664
D54 D664

## COMPANY CONFIDENTIAL

PAGE 475

PAGE REVISION

PUBLICATION DATE

July 1972

#### Replace with jumper:

C2 330 pf cap C5 330 C8 330

Mark the handle to denote the module is now a W123.

These boards should work on any family of 8 machine, so no compatability problem should exist.

The W123 may also solve timing problems on positive-but PDP-81's.

Title PDP-8/E I/O and Break	Cables Pin Chart		Tech Tip Number	
All Processor Applicability	Author Jack Cuddy	Rev	ø	Cross Reference
815	Approval W.E. Cummins Date	07/	31/72	

The cable pin chart on page 9-29 of the PDP-8e SMALL COMPUTER HANDBOOK is in serious error.

Any attempt to follow the chart in the PDP-8e SMALL COMPUTER HANDBOOK will result in total confusion.

The pin numbers given below for the H855 (BERG/3M) connectors are given as though you were looking directly at the cable connector, not the socket on the 8e module. Pin A is the top-right pin, pin B is the top-left pin, ...., pin UU is the lower-right pin, and pin VV is the lower-left pin. The H855 connectors are 40 pin connectors.

The following information is valid for the I/O and break cables; it should also be correct for any other 8E device utilizing type BCO8J cables.

	H855	M953	H855	M953
3	A B	Al-gnd Al-gnd	Y A	.K1-gnd M2
F	C D	Al-gnd Bl	AA	K1-gnd
四	E F	Al-gnd	B B C C	L1 N1-gnd
	Н	D2 F2-gnd	DD ÉE	P2 N2-gnd
丟	J K	D1 F2-gnd	F F H H	M1 R1-gnd
23	L M	E2 J2-gnd	JJ KK	S2 R1-gnd
<b>&gt;</b>	N P	El Cl-gnd	L L MM	P1 R1-gnd
	R S	H2 C1-gnd	NN PP	T 2
_	T U	H1 F1-gnd	RR	R2-gnd S1
丟	V W	K2	SS TT	T1-gnd V2
3	x	L2-gnd J1	vv vv	U2-gnd U2-gnd

NOTE: Pins A2, B2, U1, and V1 on the M953 have no connections. Page 476

d i	gital	FIELD SERVICE TECHNICAL MANUAL					·  °	Option or Designator	
		12 Bit 😡	16 Bit		18 Bit 🗌	36 Bit [		PDP8-E	
Title	FIELD RET	ROFITTING 8	E MODU	LES			Tech Ti Numbe		
	Processor A	pplicability	Author	ĸ.	Ouinn	Rev	0	Cross Reference	

Approval W

gE modules must be updated to show revision status after rework.

Cummins

Date

07/31/72

The status of a module is defined by two (2) revision levels:

The etched board revision level
The circuit schematic revision level

The etched board level is imprinted during production and permanently identified the module board.

The CS level at which the module shipped is imprinted on the handle of the module.

The CS level is subject to change when an ECO orders reworking. There is a column of characters, "A" through "V" on the etched field installed ECO. As each ECO is installed in the field and the CS revision level changes, one or more of these characters is to be removed from the column. The first character of those remaining will indicate the actual CS revision level of that board.

Exact instructions for CS level updating of the module following implementation of an 8E module ECO will accompany the ECO.

NOTE:

Early revision 8E modules do not have CS revision letters etched on the board. In such cases, after field installing an BCO, one should scratch the new CS revision into the soft plastic handle using a knife, exacto pen or some other such sharp tool.


## COMPANY CONFIDENTIAL

PAGE 477 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	EDGE CONNECTOR (H851	Tech Tip Number	PDP-8/E TT-5	
All	Processor Applicability	Author Bill Moroney Rev	0	Cross Reference
	8E	Approval W.E. Cummin <sup>S</sup> Date 07/3	31/72	

#### EDGE CONNECTOR (H851) MISALIGNMENT

On some of the old, double molded block, H851 connectors an alignment problem in manufacturing existed. Manufacturing now uses a single-moldedblock with two entry rows. The alignment problem no longer exists. Misalignment sometimes caused the H851 pins to push through the foam and short to the 8E cover.



01d 2 Block H851

New Single Molded Block H851

In the event of this problem in the field, new H851's can be obtained from Maynard stock. Reference this tech tip and ask for the new single molded block.type.

digital	FIELD SE	RVICE TE	Option or Designator		
	12 Bit 🗶	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	
Title CABLINE RIL	ES FOR I/O	AND BREAK	CABLES		Fech Tip

The BCO8J cable (flat gray cable used with M835 and M8360) has a characteristic impedance of 75  $\pm$ 7 ohms, DEC #74-5556 cable (coax) is approximately 95 ohms while DEC #BCO8A cable (Mylar) is 90-125 ohms. Therefore in cabling a PDP-8E system if mylar is used an impedance mismatch occurs which cannot be tolerated by peripherals.

As a result mylar cannot be used in PDP-8E Systems.

Cabline rules should be as follows:

- Round and flat coaxial cables are electrically interchangable and may be intermixed in a system. If cables will be subjected to extra ordinary abuse (such as Free Stand Cabinets) round coax is preferred.
- 2) Mylar may not be used.
- 3) Not more than one change from gray cable (BCO8J) to coax or coax to gray cable should be made over the length of a bus.
- 4) The following cable length restrictions must be observed:

Cables Directed to Peripheral Through DWO8A I/O 50 ft max. 40 ft. max. Break 30 ft max. 20 ft. max.

Title	PDP8E BOUNCE IN CONSOLE KEYS					Tech Tip Number	PDP8E-TT-7
All .	Processo	r Appli	ability	Author Jeff Blundell	Rev	0	Cross Reference
	8E			Approval Frank PurcellDate	07/	31/72	

Problem: Bounce in console keys. Examine and deposit may double step. Continue may step over halts when starting test

programs.

Cause: Some front panels may have reached the field with the

wrong capacitor in the switch filter circuit.

Check: C13 should be 39 MFD, bad boards have 6.8 MFD installed.
C13 is located on the right of the board (as seen from
the front) between the five (5) transistors and E10
(DEC 7404) just above the aluminum supporting strip with
the lamp holes in it.

The correct capacitor has DEC part number 1000076.

The following program may be of use when investigating this type of problem. It will cycle the teletype once each time continue is pressed, and halt with the number of bounces in the AC. If the switch bounces for longer than 85ms, more than one printer cycle will take place. Starting Address is 3.

0/ 7402 Normal Halt. Number of bounces in AC 1/ 6041 Flag Set?

1/ 6041 Flag Set?
2/ 5006 No, Error, Add one to AC

Start 3/ 7200 Yes, No Bounce

4/ 6046 Set Flag in 85 ms 5/ 5000 Jump to Halt to wait for bounce

6/ 7001 Add one to AC

7/ 5000 Jump back to Halt to wait for bounce

digital
---------

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit

16 Bit

36 Bit PDP8E

Title	PDP8E MODULE COMPATIB	ILITY LIST		Tech Tip Number	PDP8E-TT-8
All	Processor Applicability	Author Don Herbener R	lev	0	Cross Reference
	8E	Approval Frank Purcell Date (	07/3	1/72	

The following is the latest list of modules and revisions which must be used together. This list of modules will be particularly usefull in conjunction with the modules swapping scheme and also to check on status of a machine before options are added.

#### COMPATIBILITY LIST

#### H724 Power Supply:

A2 regulator board must be Rev. H. to work with expander box.

ECO to replace this are #5409262-6 and 7.

#### 54-9057 KC8E-B Front Panel:

ECO #3 CS Rev. E, etch Rev. F must be used with EAE (M8340 and M8341) and timing board (M8330).

#### M8310 KK8E Register Control

ECO #6 CS Rev. E, etch Rev. E when used with EAE (M8340 and M8341) and a long bus.

#### M8320 KK8E Bus Loads:

ECO #1 CS Rev. B, etch Rev. B when used with M8330.

#8326 DB8E-A Interprocessor Buffer

ECO #3 (M8326 CS Rev. E etch Rev. E if customer wants done flip-flop.

#### M8330 KK8E Timing Board;

ECO #4 M848 (Power Fail) CS Rev. F, etch Rev. D

M847 must have M8330 to run (remove M833)

ECO #I-M8320 must be CS Rev. B, etch Rev. B

M8330 must use M8350 and M8360 to operate KA or KD

Title	PDP8E MODULE COMPATI	PDP8E-TT-8		
All	Processor Applicability	Author Don Herbener	Rev O	Cross Reference
	8E	Approval Frank Purcell Date	07/31/72	İ

#### M8340 KE8E EAE:

ECO #3 for 54-9057 (Front Panel) CS Rev. E, etch Rev. F

ECO #6 for M8310 (Reg. Control) CS Rev. E, etch Rev. F

ECO #1 for M8830 (Real Time Clock) CS Rev. B, etch Rev. C with M8340 etch Rev. F

EAE should use M8330 Timing Board

#### M8341 KE8E EAE:

ECO #3 54-9057 (Front Panel) CS Rev. E, etch Rev. F

EAE must use M8330 (Remove M833)

#### M8350 KA8E I/O Interface:

M835 do not use on customer interface replace with M8350

M8350 must be used in a machine that has an M8330

#### M8360 KD8E Data Break Interface:

M8360 must be used in machines that have M8330

#### M837 KM8E Memory Ex. Control:

ECO #2 CS Rev. D, etch Rev. D when used with power fail (KP8E M848)

#### M840 PC8E High Speed Reader:

ECO \$8 CS Rev. K, etch Rev. J with power supply regulator board Rev. F and expamder box.

#### M847 MI8E Bootstrap Loader:

ECO #5 for 54-9057 (Front Panel) CS Rev. F, etch Rev. F must have M8330 to operate not M833.

#### M848 KP8E Power Fail:

ECO #2 M837 CS Rev. D, etch Rev. D

ECO #4 CS Rev. F, etch Rev. D when used with M8330

#### M8830 DK8E-C Real Time Clock:


ECO #1 CS Rev. B, etch Rev. C with EAE M8340 Rev.F

digital	FIELD SERVIC	Option or Designator		
	12 Bit 🔲 16 B	it 🔲 18 Bit 🗍	36 Bit 🗌	PDP8E

Title	PDP8E/M/F POWER SUPPI	Tech Ti Numbe		
All	Processor Applicability	Author Chris Norris	Rev B	Cross Reference
	8E 8M 8F	Approval F. Purcell	Date 1/9/74	

It is possible on an 8E system with a dual omnibus to overload the power supply. The +5 volt line has a 25 amp fuse; however, the specification on the +5 volt line is only 20 amps.

The PDP-8M power supply is a switching regulator supply rather than a linear regulator supply like that of the PDP-8E. This switching regulator is capable of a power supply output of 175 watts shared between -15vdc and +5vdc. In calculating current drain in configuring systems, you should consider both voltages together for an accurate picture of loading on this supply.



175W = (5V. amps) + (-15V. amps)

-15 v c

Example (a): 17A at +5 leaves 6A at -15(Total +5-15V watts=17X5+6X15=175) Example (b): 7A at -15 leaves 14A at +5 (Total +5-15V watts=7X15+14X5=175)

It can be seen that +5vdc can actually exceed 17 amps in some configurations and go as high as 20 amps without exceeding the power supply limits.

Absolute Max - 15v load = 7 amps
Absolute Max +5v load = 20 amps
Recommended maximum +5v load is 17 amps.

The following chart indicates current consumption. You may actually draw more under severe programming conditions (such as time-share applications). If you have a system that approaches maximum current draw, a meter should be used to measure the actual current consumption.

The following is only intended as a guide and any system under question should be measured to find out actual current draw.

Title	PDP 8E/M/F POWER SUE	PPLY OVERLOADING	Tech T Numbe	ip r PDP8E-TT9
All	Processor Applicability	Author Chris Norris	Rev B	Cross Reference
	RE SM SF	Approval F. Purcell	Date 1/9/74	

			(	Oper. Current	
Option & Module #	Steady State Current +5V	Operating Current+5V	Steady State-15V	-15¥	+15V Other
AD8-EA					
A841	.175A	.205A	N A	N A	
A2 31	. 790 A	. 800A	N A	N A	
R2 31	. 750K				
AH 8 - E A					
A2 31	.031A	.033A	NA	N A	
DK8-EA					
M881	. 335 A	.335A	N A	N A	
DK 8-ED					
M5 12	.60A				
M5 12	.00A				
DK 8-ED					
M860	.84A				
DK 8-EP					
M860	.810A	.810A	.013A		
M5 18	.615A	.615A	.052A		
MD 10	.0134	.0134	.03211		
DP 8-EA					
M8 39					
M866	1.8A		. 105A		.050A
DR 8-E					
M863	.830A	2.25A	N A	N A	
K A 8 - E					
M8 35 0	1.4A	1.4A	N A	N A	
MO 33 U	1.47	1.44	****		
KC8-E					
5409668					
KD8-E					
M8 36 0	1.2A	1.2A	N A	NΑ	
10 30 0	*****	2.2 K			
KE 8-E					
M8 34 0	.835		N A	NΑ	
M8341	.750A		NA	N A	
KG8-E					
M8 84	. 800A	.931A	N A	N A	

digita		RVICE TECHN	CAL MANU	AL Option	or Designator
	12 Bit 🗔	16 Bit   18 B	t 36 Bit	DDP8E	
Title PDP8E	/M/F POWER SU	PPLY OVERLOADIN	G	Tech Tip Number P D F	8E-TT-9
All Process	or Applicability	Author Chris No	rris Rev	, <sub>R</sub> C	ross Reference
8E 8M BF		Approval F.Purce		/74	
Option & Module#	Steady Stat Current +5V	e Operating Current+5V	Steady State-15V	Oper.Curr -15V	ent +15V Other
KK8-E					
M8 30 0	1.5A	1.65A	N A	N A	
M8 310	.57A	1.65A .6A	N A	N A	
M8 3 3 0	1.2A	1.2A	N A	N A	
M8 320	. 46 A	.97A	.97A	. 16 A	.525A
KL8-E					
M8650	.800A	.800A	.013A	.013A	.065A
KP8-E					
M848	. 280 A	. 280 A		.040A	28v AC CT@20ma
LC8E	. 40	. 40			
M8329	•				
LE8-XX					
M841	. 350A	.350A	N A	N A	
LS 8E M8 342	. 40	. 40			
MC8E					
M8 3 7	.985A		N A	N A	
MI 8-E					
M847	.71A	.71A	. 27A	.27A	
MM8-E					
G104	1.02A	2.2A	.24A	3.3A	Only 4K of
G227					mem in an ext
H220					mem system
					will be at op-
					erating curr-
					ent. The re-

mainder will be at steady state.

MM8EJ M2 12 G2 33 G111

1.6

2.3

Title	PDP8E/M/F POWER SUPPL	Tech Tip Number PDP8E-TT-9	
All	Processor Applicability	Author Chris Norris Rev	B Cross Reference
	8E 8M 8F	Approval Frank Purce11Date 1/	9/74

Option & Module#	Steady State Current+5V	Operating Current+5V	Steady State-15V	Oper.Cu -15V	rr. +15V Other
MP8E					
G105					
G227					
H220	1.02	2.2	. 24	3.3	
MR8EC					
M880					
H241	1.50	1.50			
MR8EA					
M861					
G643	1.50	1.50			
MR8FB					
M8349	3.80	3.80	0.35	0.35	
PC8E					
M840	.745A	. 840A		.045A	
RK 8E					
M7104					
M7105					
M7106	3.10	3.10			
TA8E					
M8331	2.80	2.80			
T D 8 - E			0.74		
M868	.920A	1.25A	.076A		
XY8-E					2121
M842	.42A	. 42A	.020A	.025A	.010A
VC8-E					
M869	.310A	.310A	NA	N A	
VC8-E					
M885	.520A	.520A	.09A	.093A	

digital	FIELD SI	ERVICE
	12 Bit 🛛 🗓	16 Bit

8E

#### CE TECHNICAL MANUAL

Option or Designator PDP-8/E


Title	+5 V ADJUSTMENT H72	4 POWER	SUPPLY		Tech T Numbe	ip r PDP8/E-TT-10
ΔII	Processor Applicability	Author	Jeff Blundell	Rev	0	Cross Reference

18 Bit


36 Bit [

Date 09/14/72

Approval F. Purcell PDP-8E Maintenance Manual, Vol. I, Figure 4-7 depicts pots on power control board A2 as follows:



This is true on early revisions of A2 control board, but recent revisions are constructed as follows:



This can lead to confusion and blown fuses in overvoltage protection circuit (R29) when using diagram in Maintenance Manual as a guide when adjusting +5V.

Customers who have purchased spare parts kits may have received drawings with the kit showing the older layout, it would be a valuable point to check next service call.

A revised Vol. I will be printed around October 72, and the drawing will be updated in the new manual.

Title	MM8-e OMNIBUS LO	Tech Tip Number PDP8E-TT-# #	
All	Processor Applicability	Author Mel Arsenault Re	Cross Reference
	8E	Approval W. Cummins Date O	7/27/72

When a PDP8/E has more than 1 omnibus, the memories should always be located no further back than slot 28 as long as this agrees with the priority listing. When a machine is fully loaded and the memories are located in locations higher than slot 28, the system should always be run with the cover on to insure proper air circulation. For checkout purposes, an external fan should be used when the cover is off.

PAGE 487

PAGE REVISION

March 1973

Title	CONFIGURING SISTEMS		Tech Tip Number	
All	Processor Applicability	Author Jeff Blundell Rev	0	Cross Reference
	8E 8M 8F	Approval Frank Purcell Date 12/	01./72	

Publications do exist for all our customer families giving sizes, weights, power consumption, heat production, number of power cables, etc, but it seems that the PDP8 publications are not known about in the field.

You will find brochure 0804X.0672.2263 (available from communications services in Parker Street, Maynard) will answer many of the questions on power, heat, weight, size, humidity, etc that you may get asked.

Another publication, "Computer Site Preparation Handbook" (DEC-00-ICSPA-A-D) serves as not only an excellent guide to the first time computer customer worried about site preparation, but also has a convenient summary of Data Communications Equipment.

If you find any errors or omissions in either of these publications, please write a problem report on what you have found, and send it to your Support Group for forwarding to Maynard. They will be compiled and your inputs entered until we have a complete and correct reference.

Title										PDP8E+TT-13	
All	Processor Applicability				Author	Pet	er Jones	Rev 0		0	Cross Reference
	8 E				Approval	W.	Cummins	Date	03/0	8/73	M8310-TT-1


Title FRONT	ch Tip Imber PDP8E-TT-14			
All Pro	cessor Applicability	Author J. Blundell	Rev 0	Cross Reference
*8E		Approvalw. Cummins	Date 6/4/73	

It has been decided that a change to a regular type of mechanical switch (rather than the magnet/reed combination presently used) will be made on the 8E console board. ECO 5409657 - 0010 implements this change, and creates etch Rev. J. The boards can be easily recognized by the 8M style rotary switch, rather than the previous plastic one. Without dismantling the machine to look, a quick check is to see whether the status switch will continue clicking a full revolution. Old ones will, but new ones will not, they will come to a stop at the "State" and "Bus" positions.

The two switches travel a different number of degrees between detents (old switch was a 36 degrees/click, new switch is 30 degrees/click) so a new console panel (plexiglass) is also required. The new panel, created by ECO 7408244-03, can be recognized easily by looking at the "State" and "Bus" reference lines. (See drawing below) it will also be date coded later than 15 June 1973.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🗶	16 Bit 🔲	18 Bit 🗌	36 Bit 🗌	PDP-8E

Title	FRONT	PANE	L ECO	's (co	nt.)				Tech Ti Number	
All	Proc	essor /	Applicab	ility	Author	J.	Blundell	Rev	0	Cross Reference
~"	81	1 1	1		Approva	IW.	Cummins	Date 6/	4/73	



NEW

OLD

Note That these ECO's are not for field retrofit. They are manufacturing changes only, and the purpose of this tech tip is to warn the field of a possible logistic/compatibility problem as the newer panels start to appear from production.

Title	itle Use of Module Extenders									p r PDP-8E -TT-15
Processor Applicability All					Author	Showers	Rev	ø	Cross Reference	
	8							Date 6/19/	73	

It has been noted that on several occasions destruction has been exhibited in 8E and 8M power supplies when using W900A (multilayer) module extender. When inserting the W900A in Row D of the omnibus, +5 is shorted to +15.

When working on 8 family omnibus machines it is required to use the W987 or W984 module extender.

The following is a list of module extenders and their uses:

W982 - single height, normal length extender.

w984 - double height and extended length extender. Two can be used in conjunction for omnibus use.

W987 - Ouad height and extended length extender.

BCO8M-OM Over the top flex print cable, connector, for use when one module is extended and other is in omnibus. For use when modules are connected by H851 connectors. Two are needed for omnibus use.

Note: In some cases two W984's can be used in place of the BC08M-OM. This can be done by turning the extenders upside down and placing the H-851's on the extender ends.

PAGE	4	189	PAGE REVISION	В	PUBLICATION DATE	May	1974

Title										p PDP-8E-TT-16		
All	All Processor Applicability						Author R	Author Ralph Boehm			,	Cross Reference
	8 e	L	$\perp$				Approval	G.	Chaisson	Date 8/17/	73	

Rotary switch pin 12-10129 is no longer being manufactured. This switch may be identified through the use of glass reeds and  $360^{\circ}$  rotation. If new switch is needed and if Logistics is depleted of pin 12-10129 then a new front panel will have to be installed.

Title	MISSI	IG ETC	CH ON	REV.	J. PROGRAMMERS CONSOLE				Tech Tip Number PDP-8E-TT-17		
Ail	Processor Applicability					Author Larry Barbuto			ø	Cross Reference	
	8E				Appro	oval Jeff	Blundel1Da	te 20	Sept	73	

Some Etch Rev. J. programmers front panel boards escaped into the field late July or August missing a piece of etch between D113 and R149.

This will cause an or of "Status" and "Bus" when you display "Bus".

As this was a temporary manufacturing problem, no ECO will be written to fix it, so you should examine recent systems next service call, and add a jumper if necessary.

This problem will not be widespread, since we are sure that less than 25 boards had this mistake.

Title	OMNIBUS ORDERING INFO	Tech Ti Number		
All	Processor Applicability	Author J. Blundell	Rev ø	Cross Reference
	8E 8M 8F	Approval F. Purcell Da	te 2/7/74	

Confusion regarding the ordering of omnibusses through logistics will be avoided if the following points are remembered.

- The PDP8E omnibus is on H919. It is not a 70-6953 (ECO H919-901 killed this number in Oct. 1970), and references to it in the stock status report are being deleted.
- 2.) The PDP8M omnibus is an H9191. It may be recognized by the short harness to a mate-n-lok coming out of the front. It will work in a PDP8E without modification should the need arise.
- 3.) The H9190 is a wire wrappable panel the same size as an omnibus. It is used typically by customers who wish to implement some logic using regular M series (logic handbook) modules and mount the result inside the 8E chassis in place of the expander omnibus. No justification for stocking these in any quantity by F.S. exists, and the present stock level will be reduced to just one in Maynard.
- 4.) By calling out the omnibus by its H number, and the words "8E(or 8M) omnibus" no more H9190's should be received where they are not wanted.

digital	FIELD SE	RVICE TE	Option or Designator		
	12 Bit X	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	PDP8E
Title DMØ1 ON DW	Tech Tip				

This Tech Tip is issued for cross reference purposes.

Title	PD	P8E	p r PDP8E-TT-20							
All	Processor Applicability						Author Ralph Boehm	Rev	0	Cross Reference
	8E	8E 8F 8M		Approval G. Chaisson	Date 9/13/74					

#### PDP8E DATA BREAK

The KD8E (Data Break Module) **MUST** be set to a priority. If not, it will and has caused a number of intermittent and catastrophic failures and a \$14,000 law suit. The cost to Field Service and Product Support in at least 3 support calls that I know of, where the problem turned out to be the KD8E not being jumpered for a priority, has also been high.

The M8360 (KD8E) is factory wired with all the jumpers in A0 thru A11 and none in B0 thru B11, it cannot be put in the system this way. One of the jumpers in A0 thru A11 must be removed and placed in B0 thru B11. e.g. removing the jumper from A0 and placing it in B0 causes that particular KD8E to have the highest priority in the system.

Considerable Product Support Manpower has also been expended on problems resulting from two break devices having the same priority. This problem usually comes about with a Omnibus break option such as a TM8E or RK8E. The break priority on this type of option is controlled by jumpers in the option itself and if there are any KD8E's in the system they cannot be set to the same priority.

The Break Priority of a device is directly related to that devices transfer rate and access time. The faster the transfer rate and access time the higher the priority. Fixed head disks are usually set to a higher priority than movable head disks and DECTape and Magtape follow.

A system with a RF08, RK8E-and TC08 should have the RF as priority 0, the RK as priority 1 and the TC as priority 2.



PAGE 491 PAGE REVISION

PUBLICATION DATE

Title	PDP8			"POWER OK" BUS	OWER OK" BUS			
All	Processor Applicability			Author J. Blundell	Rev	0	Cross Reference	
<u> </u>	8E 8	1 8F		Approval Larry Narhi	Date 9/13	/74	PDP8M-TT-12	

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit 18 Bit 36 Bit	PDP 8I

Title	MEMORY CURRENT	Tech Tip PDP/8I TT#		
All	Processor Applicability	Author Bill Kochman	Rev 0	Cross Reference
~"	187	Approval W. Cummins	Date 07/31/72	

The recommended method for setting up PDP-81 memories is by adjustment of memory current. DEC uses the following memories with the associated optimum operating currents:

Data Products (Core Memories Ltd) Plessey Core Stores Ltd. Electronic Memories Inc. Data RAM Corporation Ferroxcube Corporation	360MA 340MA 340MA 340MA 340MA
Ferroxcube Corporation	34 UMA

These are peak currents and are adjusted by the memory voltage pot on the G826.

Current loops can be field installed in any 81.

- Delete 30 AWG wiring from XR/W source C39Kl to C37T2.
- Delete 30 AWG wiring from YR/W source C39S1 to C32T2.
- Replace each of the above with 24 AWG green wire and leave enough slack to accommodate a current probe.

 ${\tt MC8I}$  does not have a separate power source, so current loops are not necessary.

When tuning memories, use a current probe.

Ideal memory turning is strobe occurring 270 nsec after read current begins. With channel A, current probe on read/write current and channel B on strobe, calculate the 270 nsec by measuring leading edge to leading edge disregarding ten percent rise time.

Revised by Bill Kochman/January 1971

Title	Number									P PDP-81 TT#2	
All	· Pro	cessor A	pplica	bility	A	Nuthor New!	Bury/Full	er	Rev	0	Cross Reference
	81				Α	opproval W.	Cummins	Date	07/:	31/72	

#### PDP-8/I MEMORY STACK REPAIRS

PDP-8/I memory stack failures will usually display one of two symptoms; a bit set at all locations and/or a group of addresses with a common X or Y coordinate not accessible. An open inhibit or sense amp line will produce a set bit at every location; these leads are small gauge and break easily with handling. Typical ohms readings at the W025 connector cards with the stack out of the CP are:

- a) inhibit lines approximately 10 ohms (except BS2-BT2)
- b) BS2-BT2 thermister approximately 300 ohms
- c) sense lines approximately 14 ohms

#### W025 LEAD/CONNECTOR IDENTIFICATION

MFG.	SENSE AMP LEAD COLORS	SLOT	INHIBIT LEAD COLORS	SLOT	
EMI	Red/White		Black/White		
Ferroxcube	Multicolor/White	AB34	Multicolor/Black	AB35	
Data-Ram	Purple/Red	i	Black/White		

#### PDP-8/I MEMORY DIODE LOCATION

The instructions which follow will assist in solving the problem of a group of addresses not accessible which is usually a result of diode failure on the stack (6610, 6611, or 6612 boards). 8/I Memory Diode Location and Function print #CS-3005256-0-3 and prints for 6610, 6611, 6612, may be referenced if available, however, some copies show diode polarities incorrectly.

- Give careful attention to the diagram on page 3; the circuit structure of the 8/I stack is clearly presented. A complete reading through of this procedure, with each step referenced to that diagram is suggested and will provide the understanding necessary for efficient repair.
- Locate in column 1 of the table on page 5, the Xn or Yn failure in octal.
- 3) In column 2, you will find the decimal equivalent; this will be indicative of the terminal numbers which must be located on the stack. ONCE THE DECIMAL EQUIVALENT IS DETERMINED, IT MUST BE USED WITH NO FURTHER REFERENCE TO THE OCTAL VALUE. THE MARKINGS ON THE STACK (Xn, Yn, etc.) ARE IN DECIMAL.

die	gital			RVICE TE		on or Designator DP-81			
anannan		12 Bit		16 Bit 🗌	18 Bit 🗌	36 Bit 🗌			_
Title	PDP-8/I M	MEMORY	STACE	REPAIRS	(Continued)		Tech Tip Number	PDP8I TT#2	

Cross Reference Processor Applicability Author Newbury/Fuller Rev Approval W.E. Cummins Date 7-31-72

- 4) For an Xn failure, this number must be interpreted to indicate terminal Xn and its opposite terminal Xn; for Yn failure, terminals Yn and Yn are indicated. This pair of terminals defines a read/write current path through core. The Xn, Xn, Yn, Yn terminals will be found by counting in DECIMAL from the marked terminals of the stack. The G610A has four rows of terminals:
  - marked X0 (count Ø-2-4-6- etc. to 62) marked X1 - (count 1-3-5-7- etc. to 63) b)


  - marked  $\overline{Y0}$  and  $\overline{Y62}$  (count  $\emptyset$ -2-4-6 etc. to 62) marked  $\overline{Y1}$  and  $\overline{Y63}$  (count 1-3-5-7 etc. to 63)

The configuration of the G611B is identical and its terminals are similarly marked. It will be noted that X and  $\overline{Y}$  are on the G610 and X and Y are on the G611.

- 5) From the chart on page 5 you have now identified (from column 2) the location of the terminals of the unexposed path through core and identification of the external pin connections will be found in columns 3, 4, 5, and 6. Insert the data from columns 2 through 6 into the indicated boxes in the diagram on page 4 and you will have all necessary information for determination (with an ohm meter) of the four diodes and associated circuitry which are suspect.
- 6) The next step is to determine that wiring, etch, and solder connections are good, which will leave only the diodes in question. A visual check of the physical arrangement of the diodes will indicate that they are connected in pairs with a common "node" terminal for each pair. As shown in the diagrams, there will be a pair of diodes on each side of the stack. With one ohm meter lead connected to a 2 terminal, move the other probe along the rows of node points until continuity is observed. As this is done on both sides of the stack, the two node points will be located and the four diodes identified. An ohm meter reading through core from node point to node point should be approximately three ohms. A continuity check should now be made from each diode out to the external pin connections 3, 4, 5, and 6.
- 7) If no fault was evident in Step 6, it is reasonable to assume diode failure. REPLACE ALL FOUR DIODES; it is not possible to determine reliably the failure of a single diode and replacement of one or a pair only may result in an unbalanced circuit.

Title	PDP8/I	MEMORY	STACK	REPAIR	S (CON	т.)		Tech Tip Number	PDP-8I-TT-2
All	Process	sor Applica	ability	Author		ry/Fuller	Rev	0	Cross Reference
	81			Approva	W.E.	Cummins Date	7/31,	/72	

e) Special care must be taken to prevent pieces of wire or solder from dropping into the cores area. Cut the leads close to the body of the defective diode; be sure not to cut any etch beneath it. Bend the leads up vertically from the board. Form the new diode leads into loops which will fit snugly onto the now vertical stubs with the diode body flush with the board. Crimp the loops for mechanical integrity, trim excess wire, then quickly and carefully spot solder.



BRENNEN FIELD	SERVICE TECH	HNICAL MANUAL	Option or Designator
digital			PDP 81
12 Bit	x 16 Bit 1	18 Bit   36 Bit	
		Ţ-	Tech Tio
Title PDP8I Memory Stac	k Repairs (cont.	)	Tech Tip Number PDP8I-TT-2
All Processor Applicabili	ty Author Newbur	y/Fuller Rev	Cross Reference
81	Approval Cumm	nins Date 7/31/	72
		Y60 Y58 Y56	2 Y6
xī:	,	96 B - DIODE BOARD	G 6 11 B 1/2
X3 X5			
, x5°			
			<del>-/</del> -/\!
			\_\!\/
			<del>/</del>
			/ 15
L		- 11 - 11 /	/ 4
<u>ا ا</u>	_ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ		
<del>x</del> 6	Blocks represent gro	oups of diode pairs	Z
	Diodes are D672	/ /	<i>7</i>
			. /
į.		11/5	
		V 5	
READ		11/5	<b>1</b>
————————————————————————————————————		/ 4/	CORE
5 BS	No to	'	COME
WRITE		7 /	
COMI	MON NODE	7 /	
		276	
		<b>∀</b> 4 <del>∀</del> 2	
	•	<del></del>	T WRITE
EXAMPLE	4		4 AD
In this diagram,th	ne 🗲 🗸		3AC
are shown with te	st 🗸 📗		READ
points indicated for Y axis, octal	ø6	Ì	
	7 11		
	7	6610	
		4410	
	L		
			-
			-
PAGE 497 PAG	SE REVISION 0	PUBLICATION DATE	July 1972

Title	TABLE OF 81 STACK	CONNECTOR TERMINALS		Tech Tip Number PDP8I TT#3				
All	Processor Applicability	Author Newbury R	Rev	0	Cross Reference			
	81     18	Approval W.E. Cummins Date 7	7-31-	72	i			

								Т				
1	2	3	4	5	6	1		2	3	4	5	6
X or Y	X or Y			L PI		X or Y X or Y		EXTERNAL PIN				
(OCTAL)	DECIMAL		CONN	ECTI	ONS	(OCT	AL	DECIMAL		CONN	ECTI	ONS
00	0	AD	AC	BD	BC	40		32	AN	AM	BD	BC
01	1	AD	AC	BF	BE	41		33	AN	AM	BF	BE
02	2 3	AD	AC	BJ	BH	42		34	AN	AM	BJ	BH
03 04	4	AD AD	AC	BL	BK BM	43		35	AN	AM	BL	BK
05	4	AD	AC AC	BR	BP	44		36 37	AN	AM AM	BN BR	BM BP
06	5	AD	AC	BT	BS	46		38	AN	AM	BT	BS
07	7	AD	AC	BV	BU	47		39	AN	AM	BV	BU
<u> </u>			110	- DV	100	1			Au	- A11	- BV	БО
10	8	AF	AE	BD	BC	50		40	AR	AP	BD	BC
11	9	AF	ΑE	BF	BE	51		41	AR	AP	BF	BE
12	10	AF	AE	BJ	BH	52		42	AR	AP	BJ	BH
13	11	AF	AE	BL	BK	53		43	AR	AP	BL	BK
14	12	AF	AE	BN	BM	54		44	AR	AP	BN	ВМ
15 16	13 14	AF AF	AE AE	BR	BP	55		45 46	AR	AP	BR	BP
17	15	AF	AE	BV	BU	57		46	AR	AP	BT BV	BS
1,	1.5	T.	AL.	Б.	БО			47	AIR	AF	ΒV	ВО
20	16	ΑJ	AH	BD	BC	60		48	AT	AS	BD	вс
21	17	ΑJ	AH	BF	BE	61		49	AT	AS	BF	BE
22	18	ΑJ	AH	BJ	BH	62		50	AT	AS	BJ	вн
23	19	AJ	AH	BL	BK	63		51	AT	AS	BL	BK
24	20	AJ	AH	BN	ВМ	64		52	AT	AS	BN	BM
25 26	2 <b>1</b> 22	AJ AJ	AH AH	BR BT	BP	65		53	AT	AS	BR	BP
26 27	22	AJ	AH	BA	BS	67		54 55	AT	AS AS	BT BV	BS BU
21	23	'nυ	An	БV	БО	67		33	AT	AS	Вν	во
30	24	AL	AK	BD	вс	70	, -	56	AV	AU	BD	BC
31	25	AL	AK	BF	BE	71		57	AV	AU	BF	BE
32	26.	AL	AK	BJ	BH	72		58	AV	AU	BJ	вн
33	27	AL	AK	BL	BK	73		59	ΑV	AU	BL	BK
34	28	AL	AK	BN	BM	74		60	AV	AU	BN	ВМ
35	29	AL	AK	BR	BP	75		61	AV	AU	BR	BP
36 37	30 31	AL	AK	BT	BS	76		62	AV	AU	BT	BS
3/	51	AL	AK	BV	BU	. 77		63	AV	AU	BV	BU

digital	FIELD SE	4	Option or Designator PDP-81				
anandan	12 Bit 🛛	16 Bit		18 Bit 🗌	36 Bit [	]	
Title EAE ILLEG	AL MICROIN	STRUCTI	ONS		\	Tech Tip Number	PDP8I-TT- 4
Processor A	pplicability	Author	ъ	Williams	Rev	0	Cross Reference

A customer recently complained of difficulty in getting correct results when normalizing certain numbers. Both Maindecs ran so a long hard look was given to the customer's software. The reason for the failure was the result of combining the instruct-

R. Williams

W. Cummins

Approval

ions MQ LOAD and NORMALIZE.

Date 7-31-72

ΔII

In the SMALL COMPUTER HANDBOOK it appears that this combination of instructions is legal, since they are executed at different event time. The only time they are not legal is when AC bits Ø and 1 are different, which is the key to the whole problem. As soon as the AC is loaded with this combination of bits the signal NORM NOT is true and this disqualifies the gate that AND's it with NMI. When this happens we never get EAE START and never even do the NORMALIZE portion at all. This situation causes the Microinstruction MQL-NMI to be illegal.

Title	NOISE	ON AC	PANEL	SWITCH	- P	DP-8/I	Tech 1 Numb	ip PDP8I-TT-5	
All	Processor	Applicat	oility	Author	Α.	Newbery	Rev	0	Cross Reference
۱ <i>"</i> " ا	8 H			Approval	W.	Cummins	Date		


Radiation from the leads of the AC panel switch on the PDP-81 causes failures in the Memory ON/OFF Test. The problem was especially accute on a 24% volt machine where the usual thyrector across the switch at the power transformer, and/or at the panel switch (the most effective location) did not work. Two (2) ECO's (8I-99927 and 704A-99995) have been issued to correct this problem. ECO 81-00027 adds a switch filter and shielded cable to eliminate radiated noise. ECO 704A-99995 moves the G813 card off the +5 volt breaker to a position in the power supply less susceptable to RF noise.

#### SUPPLEMENTAL ACTION

TAKEN   ECO_81-027 \$ 704-005
MCN
OBSOLETE
OMPANY CONFIDENTIAL

PAGE PAGE REVISION PUBLICATION DATE 499 July 1972

Title		POWER SUPPLY AND CONTROL	Tech Tip PDP8I-TT-6 Number
All .	Processor Applicability	Author C. Sweeney Rev	0 Cross Reference
	81	Approval W. Cummins Date 7-3	1-72



digital	FIELD	SERVICE	Option or Designator			
	12 Bit [	16 Bit		8 Bit 🗌	36 Bit 🗌	PDP8I
Title AUTOMATIC C	VCLINC (	DE MANUAI	TIMIN	C EOD TH	E DDD87	Tech Tip

.e problem in scoping manual timing is that it is not possible to regenerate timing rapidly enough to observe a good waveform by repeatedly depressing the manual function keys. A viable solution to this problem has been discovered and is as follows:

- Place a temporary jumper wire from the output of the TTO Clock (M452 slot F03 Pin K2) to replace MFTSO (M700 slot EFID Pin EM2). This will cause the manual timing chain to be regenerated at a rate of 220 HTZ.
- The single step or the single instruction key must be set to prevent interaction of processor timing.
- The M707 module at EF02 must be removed to prevent the loading effect this logic would have on the TTO Clock.
- A piece of tape must be placed on Pin ES2 of the M700 card in slot EF10 to prevent the keys from loading down the TTO Clock.

After performing the above steps, manual function timing will be available as long as power is applied to the C.P. It is also possible to observe the complete action of any of the keys merely by holding them down. The key function will continue to recycle until the key is released.

All N. Freeman 1189 g	Title	DOUBLE SELECTION OF	G221	Tech T Numbe	
]	All	Processor Applicability		Rev	Cross Reference
W.E.Cummins Date 11/13/73 6221 TT#1			Approval W.E.Cummins	Date 11/13/73	

PAGE 501	PAGE REVISION Ø	PUBLICATION DATE	May 1974

Title	RANDOM 8/I MEMORY	FAILURES	Tech Ti Numbe	
All	Processor Applicability	Author Art Newberry	Rev	Cross Reference
<u> </u>	81	Approval W.E.Cummins		

#### RANDOM 8/I MEMORY FAILURES

Two sources of intermittent memory failures have been discovered:

- 1) Early stages of 6534-D transistor failure on the G221 modules will cause erratic altering of the contents of one or more locations in memory to \$9690. The 6534-D should be replaced by 2N2904. It has been found that some T.I. 2904's have a fall time which exceeds our specification of 10 to 90 nsec. and therefore would not cure the problem. After installation of a replacement 2904, its fall time should be checked and it should be allowed to remain in the circuit only if it is within specs.
- 2) Noise on the sense lines from the stack to the sense amps can cause peculiar problems. Although ECO 8I-00022 was not directed to the field for retrofitting, this ECO has been effective when installed on some earlier machines in the field. The Speco does not explain too clearly the add/delete scheme. You will see that the first two deletes are A30D2 to A34S2 and A30E2 to A34T2. The essence of the problem is that those two leads carry the sense signal and may not be identical in length or routing and may trigger the sense amps erroneously because of noise or phase discrepancy; the two deletes are to be replaced by one run of twisted pair. The other deletes are similarly paired; each pair is to be replaced by one run of twisted pair.
- 3) A revision must be made to G624's to permit proper operation with Ferroxcube stacks. Resistors R2, R3, R4, and R5 on the G624 have previously been 60, 70, or 52.5 ohms; if a Ferroxcube stack is to be used in a system, these resistors must be 56 ohms on every G624 in the system.
- 4) If Instruction Test 1 will not run in field 1 of a system with 8K or more of memory, it may be a result of induced noise picked up from the memory power supply lines by the memory flip-flop output lines. ECO 8I-00051 reroutes these runs to eliminate this problem.

d i	gital	FIELD SI	ERVICE T	Option or Designator PDP 8I-TT-10		
		12 Bit X	12 Bit X 16 Bit 18 Bit 36 Bit			
Title	USE OF	AUTO-TAP IN	230 VOLT	SYSTEMS		Tech Tip Number PDP8I-TT 10
All	Processo	r Applicability	Author w	Freeman	Rev	O Cross Reference

Approval w F Cummins

It has come to my attention that in some 230 VAC 50Hz 8I systems the Auto-Tap is used to power other devices requiring 115 VAC instead of using a step-down transformer. It should be noted that this winding on the 704 Power Supply, is limited to a maximum of 4.5 Amps. Rms load. It should also be noted that when using this tap wires should be run directly to the tabs on the transformer and not to the Ebert mercury relay coil, as has been done in the past.

Date

Title	G826 ADJUSTMENTS		Tech T Numbe	
All	Processor Applicability	Author W. Freeman	Rev g	Cross Reference
L	81	Approval WE CUMMINS	Date 12/13/73	

Many G826's are returned from the field as defective when, actually, there is no defect, only misadjustment of POWER OK.

The basic operational functions of the G826 are first, to detect the AC power input going low and second, to regulate the memory voltage level. The detection of power-in going low, due to either line failure or the front panel power switch being set to the OFF position, is accomplished by sampling for variations on the 5volt bus. When the 5 volt bus drops below 4.75 volts, the condition is felt by an operational amplifier which generates POWER OK as a +3 volt level. This level becomes the conditioning level which allows the next TP3 to clear the RUN flip flop. At the same time, a turn off signal is applied to the -30 volt memory supply. These two logical events occur to disallow a random read without its associate write cycle. When POWER OK is at +3 volts, the RUN flip flop will act as if the SINGLE STEP switch were on and -30 volts will not come up.

The memory voltage level is set by a pot which is in parallel with an amplifier between the -6 volt and -30 volt supplies. In normal operation, POMER OK is low ( $\emptyset$  volts). With a scope sampling at A02J2 (of the 81) or the negative probe of a meter on that point, with the positive probe to ground, adjust the helipot, in the center of the module, clockwide until POWER OK just goes low( $\emptyset$  volts), then a few degrees more.

PAGE 503 PAGE REVISION Ø PUBLICATION DATE May 1974	
--	--

Title	G826	ADJ UST	MENTS	(cont.)		Tech Ti Numbe	
All .	Processo	Applical	bility	Author W. FREEMAN	Rev	Ø	Cross Reference
81				Approval W.E.CUMMINS	Date 12/13	3/73	

With POWER OK low, memory voltage may now be adjusted; set up meter connections as follows:

#### METER LEADS

 NEGATIVE
 POSITIVE

 8I
 B02V2
 B02M2

 8L
 B27V2
 B27M2

Adjust the Bourns pot on the edge of the module for a reading of  $\pm 21$  to  $\pm 22.5$  volts.

PDP 8L's logic serial #150 and later, have a power supply connector card, G785 revision "D" or later, which will make the POWER OK adjustment less critical. They have an extra detection circuit which is OR'ed with the output of the differential amplifier at pin AJ2 which stops the CP before the +5 volt line begins to drop.

After these adjustments have been made the memory power ON/OFF test should be run. The helipot is mechanically sensitive; after adjustment, a spot of nail polish or paint should be applied to the adjustment stem to secure it in the desired position.

Title	G8:	26 1	REV.	K									Tech T Numbe	
All		Proc	essor	Арр	licat	ility	Author	W.	Fre	eeman		Rev	ø	Cross Reference
	8 I						Approval	₩.	Ε.	Cummin	<sub>S</sub> Date	12/	1/73	

When installing a revision K G826 in an 8I make sure that ECO G805-00002 is installed. If it isn't and a G826 revision K is installed, it is very easy for the trim pot in the center of the board to short out the -30 volts on the G805.

The ECO consists of installing two spacers on the G805 with nylon screws. The spacers can be ordered with the part #90-06968 and the screws with part #90-06401.

d i	g	ı	ŧ	а	0
				_	_

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 3 16 Bit 18 Bit 36 Bit

Option or Designator
PDP-81.

Title	BUFFERING OF POWER O	CLEAR			Tech Tip Number	PDP-8L	TT#1
All	Processor Applicability	Author Ro	obert Nunle	y Rev	ø	Cross Refer	rence
~"	1 - 1 1 1 1 1 1	Approval w	Cummina	Date 7-3	1-72		

The Power Clear signal run, generated at A25S2 is overloaded beyond engineering specs. However, because we use the level rather than transition, this overload is acceptable in most machines. In the rest, due to component age and component individual characteristics, weird unexplainable things might happen with any or all of the following symptoms.

- Intermittent halt when none was programmed (not to be confused with loss of timing where run is on but there is no control of the machine) where run is cleared as if the halt key was actuated.
- 2. Intermittent loss of data where one memory cell is changed to  $\emptyset\emptyset\emptyset\emptyset$  .
- Intermittent clearing of flags and/or buffers in I/O devices (not connected to a DMO1).

 $\underline{\text{If any of }}$  these syptoms occur it is possible that the cause is the  $\overline{\text{power clear run}}$  .

If a giitch appears on power clear this is what can happen:

- If the glitch appears before TP3 but after TP2 memory control flops will be cleared and as a result one memory location will be cleared, but the MB will have the correct data this time. TP3 will then set RUN and the program should resume normal flow (until the zero's are reached again).
- If the glitch appears after TP3 the effect is as if the SS key is pressed.
- Depending on where the glitch occurs between MEM start and strobe governs whether or not a read is done at all, or a strobe is generated.
- 4. If the glitch appears in the 8L of amplitude and duration enough to cause any of the above, it will be felt on the 1/0 bus and cause the same type intermittent problems.

To buffer Power Clear: break the Power Clear run at A27S2 but maintain the other end (could go to D16A1 or B13R1 depending on the vintage of the 8L).

Add A2752 to C27E2 Add C27J2 to other end of wire deleted in the first step. Add 220 ohm 1/4W pull up

C27J2 to +5V

This gives a drive of about 100 load units for the Power Clear run.


PAGE 505 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	PRINT	CORRECTIONS	IN 8L		Tech Tip Number	PDP-8L TT #2
All	Processo	r Applicability	Author Robert Nunley	Rev	0	Cross Reference
	8T	1 1 1 1	Approval W. Cummins	Date 7-31	L-72	

There are errors in the 8L print set not in Logic Gating but in signal names and generation. Two of these errors have been corrected by ECO's which will be coded "P" therefore will not be distributed to the field.

#### The corrections are:

- Drawing No. D-BS-8L-Ø-2 coordinates D-7 direct clear of TS1 is not strobe, but the "OR" function of Fower Clear + Strobe. The signal comes from Inverter Mill at A35Hl. (This gating was generated by ECO 8L-00045, ECO 8L-00059, ECO 8L-00062.)
   Direct Clear of TS1 should now be called "A35Hl."
- Drawing number D-BS-8L-Ø-13 coordinates B-6 generation of "CP Power OK." The logic works correctly but should be drawn like this.



Title	8L ECO 00045, 0005	Tech Tip Number PDP8/L TT#3	
All ,	Processor Applicability	Author Art Newbury Rev	0 Cross Reference
	8L	Approval W.E. Cummins Date	

Another ECO will be generated to effect correction of an error which exists with respect to ECO's 8L #00045 and 00056. The schematic which is part of the Speco for 8L 00056, shows correctly that there are three inputs to the M115 which is added in slot c28. The Add/Delete sheet, however, fails to include the wiring of the TS4 ( $\emptyset$ ) input to C28B1. The following Add will resolve the problem:

C28B1 to CØ4V1

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		PDP - 8 L
	12 Bit 🕡 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	

Title	Title 3 CYCLE BREAK INTERMITTENT								Tech T	ip <sub>PDP8L-TT-4</sub>	
All	Pr	ocesso	r App	plicab	oility		Author	S. Lamotte	Rev	0	Cross Reference
	8 L		1		Ιİ		Approval	W.E.Cummins	Date Aug	15	]

PROBLEM: 3 Cycle break devices, with cables over 15ft. in

length, have displayed a problem of intermittently not setting "Break". This is caused by "Ext 3 cycle L" being noisy at the processor. This condition brings

up WC Set, when it shouldn't be there.

FIX: Ground "ext 3 cycle L" signal at processor,

A34V2 B34C2

This Tech Tip aaply's only to systems with 3 cycle break options, and no 1 cycle break devices.

Title	e 8L	p r PDP8L-TT#5				
All	Pr	ocessor	Applicability	Author W. Freeman	Rev <sub>0</sub>	Cross Reference
~"	8 L	11		Approval W. Cummins	Date 12/1/73	

Because of the complaints about the 5 amp fuse in the  $\pm$ 5 volt line (F-3) in the 718 power supply, an investigation was undertaken. The following facts have been revealed:

- The PDP-8L draws six amps on the +5 volt line under full load conditions.
- This load will occasionally blow the 5 amp fuse (F-3)The other two fuse ratings were found to be correct.
- It was found that the use of a 6 amp fuse for F-3 produced reliable operation. An ECO for changing this specification (#718-00007) is being prepared for distribution. This will be a permanent change for

all 718 power supplies. The proper fuse ratings for the 718 power supply are:

F-1 15 amp slow blow


F-2 4 amp slow blow F-3 6 amp common

# **COMPANY CONFIDENTIAL**

PAGE 507 PAGE REVISION A . PUBLICATION DATE May 1974

Title  8L AFFECTED BY EXTER	NAL NOISE	Tech T Numbe	
All Processor Applicability	Author W. Freeman	Rev <sub>d</sub>	Cross Reference
181	Approval W. F. Cummins	Date 11/14/77	

If external noise from surrounding equipment is affecting an 8L, the installation of a .1 mfd. capacitor on the G785 module as shown in the schematic below will resolve the problem.



Mel Arsenault

March 1969

Approximately 150 8/L's have been shipped to the field with the capacitor connected to the base of Ql rather than the junction of D3, D8, and D9. A symptom indictitive of this condition is random stopping in the run state, all switch functions inoperative and inability to restart except following a power-down, power-up operation.

Title	B RUN NOISE		Tech Tip Number	PDP8L-TT-8
All	Processor Applicability	Author W. Freeman	Rev Ø	Cross Reference
	8L	Approval W. Cummins	Date 12/05/73	

#### B RUN NOISE

It has been found that ground noise caused by the MB bits is causing B RUN to move. The noise can be eliminated by tying the emitters of all the transistors on the M623 together.

ECO's M623 - 00001 and 00002 implement this solution.

ŀ	Γitle	DOUBLE	SELECT	ION OF	G221				Tech Tip Number		-9
Τ.	All	Process	or Applica	bility	Author W.	. Fre	eman	Rev ø		Cross Referen	ce
L		81 8T			Approval (	7. D.	CumminsDa	te12/05	/73	G221-TT-1	

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🗓 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	I DE 0 -F1
Title PDP8-M BOIL	NCE IN CONSOLE KEYS	ech Tip

Number PDP8M-TT-1 Processor Applicability Author Cross Reference J. Blundell Rev ΑII 8M Approval W. Cummins Date 06/21/72

CAUSE:

Some console boards may have the wrong resistor installed

in the switch filter circuit.

CHECK:

ECO 5409668-004 should be installed anyway, but also check to see that R51 is 15K (brown, green, orange).

Bad boards had 51K (green, brown, orange).

The resistor is located on the right at the top of the board. From the right edge count in five I.C.'s then it is the fourth (4th) resistor. (Next component across is another resistor, then a small capacitor).

Also note that although this resistor is called out correctly in the parts list the circuit schematic in the drawing set shows it as 1.5K. This is a mistake. 1.5K will not work and an ECO is in progress to correct this drawing.

Title	itle Procedure for Adjusting 8/M Power Supply							Tech Tip Number	PDP8M-TT-2	
All	Proc	essor Ap	plicability	Author	R.	Boehm		Rev	0	Cross Reference
~"	8E			Approval	W.	Cummins	Date	07/	31/72	

Due to the locations of pots for voltage adjustments (under transformer) it is necessary to remove and dismantle power supply. This should be done by the following procedure.

NOTE: Turn OFF power.

- 1. Remove four (4) screws from underneath 8/M.
- Slide power supply out through back of 8/M being careful not to scrape wires and connectors.
- 3. Remove plug from front end of heat sink (see drawing).
- Remove 6 screws (3 per side) that hold power supply circuit card (see drawing).
- 5. Remove circuit card.
- 6. Replace plug that was removed in Step 3.
- 7. Turn on power and start program.
- 8. Adjust voltages (see drawing).
- 9. DO NOT leave power ON for more than 15 minutes with power supply outside of 8/M. This is due to overheating.
- 10. Replace power supply in reverse of removal.

digital	
---------	--

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🕱


16 Bit

36 Bit


PDP-8M

Title	PROCEDURE FOR ADJUST	ING 8M POWER SUPPLY	(Contin.) Tech Ti	p PDP8M-TT-2
All	Processor Applicability	Author R. Boehm	Rev 0	Cross Reference
	8M	Approval W. Cummins	Date 07/31/72	

18 Bit 🗍



Title	PROCEDURE FOR ADJUST	PDP8M-TT-2		
All	Processor Applicability	Author R. Boehm	Rev 0	Cross Reference
	8m	Approval W. Cummins	Date 07/31/72	



Title	- PROGRA	Tech Ti		
All	Processor Applicability	Author J. Blundell	Rev 0	Cross Reference
<u></u>	8M 8F	Approval F. Purcell	Date 09/14/72	

Some systems have been seen in house that go into RUN when the examine or deposit keys are used.

Investigation of the problem suggests it is caused by haise pickup on the wires going to the 22f timing capacitors from the one-slots added by the ECO 5409668-004.

If you experience the problem on the field try moving the capacitors so that they are physically positioned between the timing resistors and the 74123 one slot itself, before you spend any time investigating in more detail.

An ECO is in progress at this time to make this an official production change.

# SUPPLEMENTAL ACTION TAKEN Seco. 540,9668 - 2044 MCN TECH TIP OBSOLETE

DIGITAL EQUIPMENT CORPORATION

Page 512

ZA/	gital	FIELD SE	RVICE TE	CHNIC	AL	MANL	JAL (	Optio	on or Designator		
	911691	12 Bit 🗶	16 Bit 🗌	18 Bit		36 Bit		PDP8/M			
itle	PDP8/M	POWER SUPPL	Y				Tech Numb		PDP8/M-TT-4		
Ali .	Processor A	pplicability	Author J.	Blunde:	11	ev A	A Cross Reference				
8	BM .		Approval F.	Purcel:	1	Date (	1/23/73				
		•									
	There exists some confusion on the field with ordering spare parts for the PDP8/M power supply due to the designation H740 used in the drawing set.										
	THE PDP8/M SUPPLY IS NOT AN H740										
	Originally, there were several flavours of the H740 (A, B, C, etc) but this led to confusion and the letter designations were dropped for the computer supplies (8M, 8F and 11/05).										
	If you need spare you should order as follows:										
	54-09728 (Etch Rev. C or later) Regulator Board										
	16-10601- 74-09376	-02					Trans		mer		
	70-08537						Chass	AC Harness			
	70-08675							OC Harness			
	74-09375								Bracket (6 required)		
	90-06020- 90-06633	-1							2 required) 6 (12 required)		
	regulator	three items board with no bracke	h the supp	importar port bra	nt to	o you ts on	if you it, sin	ret ce	urn a a new		
	The most	likely sem	iconducto	s you n	nay :	need a	re:				
	15-10705		ransistor				GPS A	05			
	15-10706		ransistor				GPS A				
	11-10714	D:	iode Brido	je			NSS 3	514	200V peak inverse, 20 ar forward curren		
	15-10928	S	CR	,			C32AX	135	+5 crowbar for		
	15-10899	so	CR				C32BX	179	+5 crowbar for Etch B		
	Plus, for cartridge	the Etch le fuses).	Rev. C or	D suppl	.ies	only;	(Etch	Вu	ses fast blow		
	10 amp		ico Fuse				12-10		-01		
	15 amp	Ρ;	ico Fuse				12-10	129			

### COMPANY CONFIDENTIAL

WIRING BIRGOR IN INDICATOR											
All	Processor Applicability				Author C. Showers	Rev	A	Cross Reference			
	8M	8F						Approval F. Purcell	Date 12/1,	/72	

#### Problem #1

Some of the early 8M's shipped (up to serial #2100 approx.) may have had Pins 2 and 6 on Jl (the connector going to the transformer)reversed.

SYMPTOM:

110 volt machines: Unplugging thermostat does not power down system.

220 volt machines: Circuit breaker may trip, or Power Supply transformer may start smoking.

#### CURE .

Next call check thermostat operation and correct wiring if necessary. (Note: 220 volt systems are okay, since the problem is seen and corrected in production when they blow up.)

WARNING:

The exact details of the wiring error are not confirmed. The symptoms are as stated, and it was a two wire swap, but it may have been two other pins. Any details either confirming the above pin numbers, or correcting them would be appreciated by PDP8 Product Support. (Jeff Blundell, PK3-2)

#### Problem #2

The F.S. Stockroom has shipped some harnesses with pins 3 and 6 of Pl (the connector going to the AC input box) reversed. This has no effect on 115 volt systems (BC05H), but will cause problems on 220 volt (BC05J) systems, since it puts full input voltage across only half the transformer primary. The only check is to check the harness wiring before installation.


The Field Service Stockroom has been purged, and also the Reading U.K. Stockroom


Moral - When replacing the AC harness (70-08537) on old (short chassis) 8M,8F or 16M processor check the wiring carefully first.

#### FIELD SERVICE TECHNICAL MANUAL Option or Designator digital PDP8M 12 Bit X 16 Bit 18 Bit 36 Bit [

l	Title		FIT	OF	RE	GUL.	ATOR	BOA	RD	IN	NEW 8	3M/8F	CHASSI	S	Tech Tip Number	
ſ	All		Proc	essor	App	olicab	ility	A	ıth	or	Jeff	Blun	dell	Rev	0	Cross Reference
ı		8м	8F					Ap	pro	oval	Frank	Pur	cellDate	03/	28/73	

Starting in May, some shipments of the new PDP8M chassis will be made, leading to a complete changeover to the new chassis by July or August. You will find it much easier to work on, especially in the power supply area, which is now available behind a removable service panel at the rear.





However, there is one problem you should be aware of. When the 54-9728 regulator board is manufactured it starts life as a board measuring approximately 65" X 12". This should be eventually trimmed to its final size of 5.05" X 10.5", thus removing the crop marks on the etch. You will find many of the boards in your spares are oversize, with the crop marks still visible at the corners, and these will not fit in the new chassis, as dimension 'A' in the drawing will not tolerate a board wider than about 5.10.

Customers will not be impressed if you have to file or hacksaw a new board to fit in their machines, so check your boards carefully and trim them in the office before calling on a customer with power problems in a new style 8M or 8F.

The Field Service stockroom and depot repair have been warned, and will purge their stock during the coming months, but you should check yours now, before you get caught.

JB/mt

NOTE: See Sales Update Vol. 4 Number 17 for better pictures with

dimensions.

### COMPANY CONFIDENTIAL

PAGE 515

PAGE REVISION

PUBLICATION DATE JULY 1974

Tin	tle	USI	IG I	ROG	RAM	MERS	СС	NSOLE	WITH	EXTENDER	BOAR	DS	Tech T Numbe	p rPDP8M-TT-7
A	 U	Processor Applicability				Author I	aul	Gardner		Rev	ø	Cross Reference		
	8	м	1					Approva	Tef	f Rlundel	Date	25	Sept.	73

It is not necessary to remove the bezel and associated hardware when troubleshooting in order to temporarily add a programmers console to a PDP8M equipped with only the operators panel.

If you add a 15" length of blue wire to pin DB2 of a W987 quad extender, and terminate the wire with a 90-07917-0 fast on connector, the extender can be plugged into slot 1 (in front of the M8330) with the blue wire supplying -15 volts to enable the switches and LED's.

- Note: 1. The "panel lock" switch will not be operative when working this way.
  - SW switch must be UP on the operators panel to allow the programmers panel SW switch to function.

Title	OMNIBUS ORDERING IN	Tech T Numbe	r PDP8M-TT-8		
All	Processor Applicability	Author J. Blundell	Rev g Cross Reference		
^"	8E 8M 8F	Approval F. Purcell	Date 2/7/74	PDP8E-TT-18	

This Tech Tip is issued for cross reference purposes.

Title	54-9728 P.S. REGULATO	Tech Tip Number PDP8M-TT-9	
All	Processor Applicability	Author J. Blundell Rev	0 Cross Reference
^"	8M 8F	Approval F. Purcell Date 1-14	-74 54-9728

This Tech Tip is issued for cross reference purposes.

Title	54-9728 - NOTES ON R	Fip er PDP8M-TT-10		
All	Processor Applicability	Author J. Blundell	Rev 0	Cross Reference
1	8M 8F	Approval Jim Bray	Date 7/9/74	PWR SUP-TT-12

This Tech Tip is issued for cross reference purposes only.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
0.01.91	12 Bit 🗶 16 Bit 🗌 18 Bit 📗 36 Bit 📗	РЛР8М

Title	AC WIRING TO CHASSIS	FANS (220 VOLTS SYSTEM)	Tech Tip Number PDP8M-TT-11
All	Processor Applicability	Author Jeff Blundell Rev	g Cross Reference
	8M 8F	Approval Paul Gardner Date 8/2]	1/74


The two four pin sockets on the BC2OA (115 volts) are electrically identical, and it makes no difference in which order the transformer primary and the fans are plugged in. (The two 2 pole sockets, for power switch and thermostat, are in series, and again it makes no electrical difference what plugs where).

However, on 220 volt BC20B line sets, only P4, the four pin socket furthest away from the two pin sockets, has noise suppression capacitors across it. These capacitors are provided to help damp switching transients that could cause memory corruption at power on/off time.

It is therefore worth checking to see that the fans are plugged into the correct socket when working on any long chassis 8M or 8F.

T= Thermostat SW= PWR. Switch

BC20



Rear View

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🔣 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	PDP8M

Title	PDP8 OMNIBUS FAMILY "	POWER OK" BUS	Tech Tech Numbe	ip r PDP8M-TT-12
All	Processor Applicability	Author J. Blundell	Rev 0	Cross Reference
	8E 8M 8F	Approval Larry Narhi	Date 9/13/74	PDP8E-TT-20

The "Power OK "H" Bus Line (pin BV2) is pulled towards ground by a 500 ohms to -15 volts terminating resistor on the M8320 bus loads board. There is also a diode on the M8320 to pull "Stop L" low if "Power OK H" ever goes low.

It therefore follows that pin BV2 must be pulled high by a current source of at least 36 mA to get +3 volts on the bus. When a system gets expanded, and two power supplies are connected to the "Power Ok" Bus, then either supply must be capable of pulling the other supplies source down to ground should it detect a "Not Power Ok" situation.

8E supplies, (the H724 and H721 expander) have driver circuits on Power Ok that can both source and sink current. (source is around 120 mA, sink is limited to 600 mA by transistor parameters), and so 8E's should have a continuous Power Ok Bus Run, with all supplies connected to it.

The PDPBM expansion rules are different, because the bus driver on the 54-9728 regulator board is not an active current sink to ground. The 54-9728 (up to and including etch Rev E) can supply about 100 mA, but the sink (when the supply is not Power Ok) is represented by 100 ohms to ground.

It follows that if a PDP8M is expanded with a BASA containing an H724, and the "Power OK H" Bus has both the 54-9728 and the H724 outputs on it then if the 54-9728 detects a Power Low condition it will be unable to pull the bus low, since the H724 will source enough current to hold the bus positive even with the 54-9728's 100 ohms to ground.

The rule when expanding the 8M chassis is to cut the BV2 jumper on the BC08H cable so that each power supply only controls a portion of the bus. If the H724 fails, it will pull "Stop L" through the diode on the M8320 and stop the processor at the end of the cycle. If the 8M supply detects a power not ok situation, it will stop the processor through the "Power Ok H" Bus.

With an expanded 8M or 8F system, options that pull "Power Ok H" as part of their function (such as the MISE Bootstrap) should be put in the PDP8M processor chassis, not the expander box.

### digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

	_		 	 _
12 Bit		16 Bit	18 Bit	

36 Bit

PDP8S

Title	SUMMAR	Title SUMMARY OF MEMORY PROBLEMS Tech Tip Number PI						
All	Pro	essor A	pplicability	Author W. FREEMAN	Rev <sub>0</sub>	Cross Reference		
	88	1 1	1 1 1	Approval W.E.CUMMINS	Date 12/13/73			

#### CAPACITOR/MODULE CONTRACT

Intermittent memory problems have resulted from contact between G803 modules and capacitors on the stack. The four tantalum capacitors on the forward G609 in slot D28 should be insulated with a layer of electrical tape to eliminate this possibility. It is not necessary to remove the stack to apply the tape; removal of the last two G803's in slots D26 and D27 (or W533's) will allow access to the capacitors. This modification should be made on a "next service call" basis.

#### RESISTOR VALUES ON G609's

Parity errors and loss of bits in memory can be the result of incorrect resistor values on G609's. For Ferrox cube stacks, R10 which is across terminals AC and AD should be 1500 ohms; R10 should be 2700 ohms for EMI stacks.

#### INTERMITTENTS

- a) Check for proper values of components in the temperature compensation network.
- b) See that all W532 sense amps are the same revision.
- c) See that G803's are not intermixed with W533 (inhibit drivers).
- d) On each module row A thru F a pair of 6.8 of 35 volt caps should be inserted across the +10 volt and 15 volt lines to ground. These filters should appear somewhere in module locations 1-4 of the above rows.

#### ADJUSTMENTS

- a) The Memory Done signal (D36N) should be 7.2 usec negative.b) While doing a JMPO, adjust the A702 for 4.1 volts peak to peak
- b) While doing a JMPO, adjust the A702 for 4.1 volts peak to peak output at sense amp "Ø" (C21J).

#### EXTENDED MEMORY

In a PDP8/S system with extended memory, the memory done signal must be 8.0 us negative. The strobe for each extended memory is adjusted by an R30/2 delay. It should be adjusted so that the test point (Pin L) on the G80/3 (or W553) coincides with strobe. The strobe is narrower and will be contained within the test point waveform.

PAGE	519	PAGE REVISION	Ø	PUBLICATION DATE	May 1974

Title	SUMMARY OF MEMORY PROBLEMS (CONT.) Number PDP8S-TT-1							
All	Proc	essor Ap	plicabil	lity	Author W Freeman	Rev	d	Cross Reference
	85				Approval W.E.Cummin	Date 12/	13/73	

#### PARITY ERRORS/A702

The absence of a jumper on the A7 $\emptyset$ 2 (rev A), memory voltage supply module, can result in intermittent parity errors. A jumper wire can be installed on the module from pin U to the center tap of the trim pot or a later revision module installed to correct the problem. Correct operation can be checked by applying a freeze spray to the rear thermister on the stack; memory voltage should increase approximately 2 volts.

Title	PDP-8	/S ECO	SYNOPS	ıs			Tech Ti Numbe	
All	Proc	essor App	olicability		Author W. Freeman	Rev	0	Cross Reference
	88				Approval W.E.Cummins	Date 12/1	3/73	

EC0	LOGIC #	EQUIPMENT	NATURE OF CHANGE
1	101& future	PDP-8/S	Adds clamps by internal wiring change clamps from 1F08J to 1F09J on MB print. Increase driving capability, remove AC powers sensing, free clear AC bus from time dependence.
2	101	PDP-8/S	Delete AC line wiring from power clear module W506 in IC40.
3	101	PT 08	Adds a G701 module to remove ringing on cables.
6	101	8/S	Add delay to start pulse on Run, Add inverter to start pulse (-SP) to gain 100 ns delays in setting of Run.
10	397	8/S (8K)	Remove PCP from clearing the memory buffer.

d i g	I	ţ	a	I	
-------	---	---	---	---	--

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

	iz bit		.0	<u> </u>	10 010	-1	00 010	ט	DF 03	
								1	ech Tip	
0.5	SYNOPS	SIS (	cont.)						lumber	DDDOC TT-

Title	PDP-8/S ECO SYNOPSIS (		lumber	PDP8S-TT-2	
Ail	Processor Applicability	Author W.Freeman	Rev g	i	Cross Reference
	8S	Approval W.E.Cummins Date	te 12/13/	/73	

ECO	LOGIC#	EQUIPMENT	NATURE OF CHANGE
12	285,293,295, 299, 317,319 320,321,323, 324,325,329, 330,339,347, 348,349,350,		To increase the start pulse (-SP) to 400 ns) Change R603 to an R602 to increase start pulse to 400 ns in order to allow inverted pulse driving Run DCD gate to be negative for 400 ns.
15	540	PT0 8	Modification provides 2MA clamped loads on the BAC inputs of the W707. This change is necessary so that more than one PTO8 A,B,C, can be used with a PDP-8/S without wiring in clamped loads.
16	4 30 &4 38	8K only 8S	Auto restart and power fail detection. Delete Gate 1D36 (R111) and add gate 1F 36 (R113) Adds new instruct- ion IOT 6102 skip on low power fail generates an interrupts.
16 A	430 & 438	8K only 8S	Correct errors on ECO#16
16B	430 6438	8K only 8S	Correct ECO #16A
20	4308438	8Konly OMD 8/S	Correction to allow OMD 8/S to operate. Connect MPC bringout buffered parity bring out proper side of buffered MA.

Tit	le PDP8S ECO SYNOPSIS (	cont.)	Tech Ti Numbe	PDP8S-TT-2
AI	Processor Applicability	Author W. Freeman	Rev <sub>0</sub>	Cross Reference
		Approval	Date 12/13/73	

ECO	LOGIC#	EQUIPMENT	NATURE OF CHANGE
21	1-19 & future	OMD 8/S	Change O - DMBA pulse to insure that Data Break will work during power on and off transients.
24	1-19 <b>å</b> fut ure	8K only OMD8/S	Replace R107 with S107 in BMB lines. Eliminate problems by slow fall time.
28	385-429	8K only 8/S	Changes required to install the options Auto Restart on PDP-6 wire wrapped machines. The purpose of this ECO is to allow all 8K machines not covered by ECO 16, 16A,16B, 18 to have auto restart installed as option. Adds new instruction IOT 6102.
29	101		To remove ringing on the I/O clear accumulator bus line. To invert clear I/O twice so that it will have no effect on computer when doing a 7420. The ringing was becoming excessive at 20ft or longer I/O cable lengths.
34	101	8/S	Remove-10V reference from Power Clear Board. To elim- inate morning sickness. When machine is turned on sometimes the memory tab voltage is high enough to cause power clear board to keep its three output pulses at ground potential.
35	101-224	4K only 8S	Changes required to install the option Auto Restart on PDP-4 wire wrapped machines. Adds new instruction IOT 6102.
36 A B	225-816	8 K 8 S	Allow 1SZ indirect to operate with extended memory.

digital	FIELD SERVICE TECHNICAL MANUA	L Option or Designator
	12 Bit 🕠 16 Bit 🗌 18 Bit 🗍 36 Bit [	PDP 8S

Title	PDP8S ECO SYNOPSIS (cont.) Number											
All		Proc	essor	App	licab	ility		Author W. Freeman		Rev	0	Cross Reference
L	88							Approval W.E.Cummins	Date	12/	13/73	

ECO	LOGIC #	EQUIPMENT	NATURE OF CHANGE
37	1 – 48	OMD 8/S	Correct OMD8S prints to comply with ECO 336
49	225 -future	8Ktype machine	This ECO is to make the temperature compensating circuit respond linearly with changing temm.

The ECO's that should be in every basic 8/S computer to improve reliability are PDP-8/S ECO:

1 2 3 5 (8K only) 6 10 (8K only) 379 & future 12 (as specified) 29 34

Title	IN	/ALI	ip r PDP-8S-TT-3							
All	Processor Applicability Author R. Wilson Rev						ø	Cross Reference		
	88						Approval B. Shelley	Date 5-13	-74	

As documented in various manuals, a PDP-8S will not correctly perform an IAC microcoded with any rotate instruction. (This is also true of the PDP-8.) However, an 8S will also not correctly execute a CMA microcoded with any rotate. For this reason certain DEC software, such as EDU-5 and EDU-10, will not run on a PDP-8S.

PAGE	523	PAGE REVISION	0	PUBLICATION DATE	May	1974

С	i	g	8	t	а	
-			Ľ	2	ù	

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🕱 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

PDP-14

Title	OPTION LIST					Tech T Numbe	PDP14-TT-1
All	Processor Applicability	Author	c.	Gamage	Rev	ø	Cross Reference
1	114	Approval	w.	Cummins	Date		

The following options have been developed for, or are being used with, the PDP-14:

#### Option

#### Description

A-Box BA14 Auxiliary power supply option BB714 BC14-A I/O Cable BC14-B (Obsolete) Differential coax for DB14 option I/O Test Unit BC14-C Serial transmission cable for DC14 option BC14-D BF14-F (Obsolete) Storage Box (32 Flip-Flops) Storage Box (16 Flip-Flops) BF14-H (Obsolete) BF14-M Storage Module (16 Flip-Flops) Storage Card (2 Flip-Flops) BK022 Single retentive memory (mercury wetted) BK272 BK274 Dual retentive memory (Reed) Timer BK302 Interrogator Box (test unit) BT14-A I-Box, Ī15 VAC BX14-DA I-Box, 10 - 55 VDC BX14-DD I-Box, 115 VAC Schmitt Triggers BX14-SA Output Box 115 VAC BY14-DA Output Box 10 - 25# VDC BY14-DD Interface to PDP-81 DA14-T Interface to PDP-8L, 8E, 8M, 12. DA14-L DB14 (Obsolete) Multiple parallel interface DC14-A,B,C,D Serial line interface (PDP-8E, 11) PDP-11 wire wrap panel for use with DC14 DD14-A Transition monitoring, MAP "Direct Memory Access" interface (special DL14-A DMA-14 unit designed to customer's specifications, limited release) Positive bus interface, PDP-8I to PDP14/4L. DWOSE Positive bus interface, PDP-8E to PDP14/4L. KA8E Severe environment option KM14-A MRT 4 Read Only Memory (ROM) Read Only Memory Braid MR14-B PDP-14 Spare Parts List SP14-MR (Obsolete)

Title DOCUMENTATION LIST		Tech Tip Number PDP14-TT-2
All Processor Applicability	Author C.F.Silva Rev	A Cross Reference
14	Approval G. Chaisson Date 8/	1/73

The following documentation, describing the technical characteristics of the PDP-14, may be ordered through the Field Service Information Center, Maynard. This service is available to DEC Field Service Personnel only.

#### Designation

PDP-14K

#### Description

PDP-14 Print Set, including:

- PDP-14 prints and module utilization a)
- DA14L prints b)
- DA141 prints c)
- d) BX 14-DA prints e) BY14-DA prints
- f) BF 14-H prints
- BF14-F prints
- g) h) BA14 prints
- i) MR14 prints
- i) 7006314 prints (power filter assembly) k)
- BK272 prints
- 1) BK232 prints m) BK302 prints
- n) BC14-A prints
- MM14-A prints

#### PDP-14 Software Kit

Documentation and Program package shipped with every PDP-14, including:

- Maintenance Manual, Vol I & II
- b) User's Manual
- c) Control Handbook (latest printing)
- PDP-14 Instruction Reference Card
- e) Tapes and program documents for: PAL-14

SIM-14 (Used in maintenance)

Set-14 Boo1-14

Load-14 (Used in maintenance)

Kun - 14 VER-14 (MAINdec)

Test-14 (MAINdec)

Test-14/L (MAINdec) ABE-14 (MAINdec)

f) Control Program Development Instructions

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🛛 🗓	16 Bit 📋	18 Bit 🗌	36 Bit 🗌	PDP-14

Title	DOCUMENTATION LIST		Tech Ti Numbe	
All	Processor Applicability	Author C.F. Silva	Rev A	Cross Reference
	14	Approval	Date 0/1/73	

	C. Chaisson 8/1//31
DESIGNATION	DESCRIPTION
Maintenace Manual	Controller Theory, Block Diagrams, and Drawings. Copyright 1972.
Users Manual	Operating Instructions Including a) Installation Procedures b) Programming Instructions c) Maintenance Instructions d) Specifications Copyright 1972
Control Handbook	Guide to solid state control logic
PDP-14 Reference Card	Shirt pocket size instruction card and program operating guide (brief)
PDP-14 Engineering Note #1	Use of SIM-14 in a PDP-14/PDP8 system
PDP-14 Engineering Note #2 revised edition	Connecting the PDP-14/14L to the PDP8/ $8I/8L/8E/12$ and LINC-8.
PDP-14 Engineering Note #3	K614 Output drive. Fuse data
PDP-14 Engineering Note #4	PDP-14 Severe Environment Kit
PDP-14 Engineering Note #5	PDP-8/E to PDP-14 Serial interface PDP-8 Bus expander for multiple PDP-14 interface
PDP-14 Engineering Note #6	BF 14 storage module and its use in the PDP-14
PDP-14 Engineering Note #7	Noise Immunity within the PDP-14
PDP-14 Engineering Note #8	Accessory Box Component and use.

Title	Doc	ume	ntat	ion Li	st		Tech T Numbe	
All	Proc	cesso	Appl	icability	Author C.F.S	Rev	΄ Δ	Cross Reference
	14			-	Approval G. Chai	SSON Date 8	11/73	

PDP-14 Engineering Note Counting and Shift Register Functions PDP-14 Engineering Note PDP-14 and PDP-14L installation guide #10 PDP-14 Engineering Note ROL - 14 PDP-14 Engineering Note #12 Standard DC I/O for the PDP-14 and 14L PDP-14 Engineering Note Transition Monitoring Interface PDP-14 Engineering Note PDP-11 to PDP-14 #14 Serial Line Interface PDP-14 Engineering Note Read/Write Memory #15 BT14-A Handout BT14-A Interrogator Box Instructions DEC-ECO-LOG Synopsis of every ECO and FCO issued for the PDP-14 ECO/FCO Copies Detailed instructions for completing the "Field Effective" PDP-14 ECO's Listed in the DEC-ECO-LOG. PDP-14 Tech Tips Maintenance Tips for the PDP-14 Prints Prints for all modules forwarded to the field,

digital		FIELD SE	RVICE	TE	CHNIC	AL I	MANUAL		ption or Designator
- WHI		12 Bit 🗌	16 Bit		18 Bit		36 Bit [	PD	P-14
Title	ECO/FCO	LIST						Tech T Numbe	
All	Processor A	pplicability	Author	L.	Goelz		Rev	0	Cross Reference

Approval

using

DB14,

MANDATORY

then

and

below

Date

9/12/72

Equipment PDP-14	ECO Change 14- 00019	Priority optional unless more than 256 inputs are desired, then MANDATORY	Units Affected PDP-14 S/N 84 and below	Purpose Adds wire wrap to increase available inputs to 512	Indication of Accomplishment  Presence of wire from D29D2 to D30D2, or PDP-14 is S/N 85 or higher
	14- 00029	Optional unless using DB14, then MANDATORY	S/N 57 & Prior butonly where	Alters +12V power supply in power filter	Looking at the power filter with the PDP-14 extended on its hinges, the 5-lug terminal strip just to the side of the convenience outlet has no components mounted on it (diodes Dl & D2, resistor Rl, capacitor Cl).
		Note;	requires us ECO 14-000 can be ach	se of a DB: 29 accompl: ieved by a ontact Pro	F-coded, however, if a customer 14 with a PDP-14 not having ished, the effect of this ECO field alternation at customers duct Support for details in this
	14- 00031	optional unless	PDP-14 S/N 57	adds wire	Presence of wire from A19M1 to A21S2, or PDP-14 is S/N

Note: ECO 14-00031 is not F-Coded, however, if a customer requires use of a DB14 with a PDF-14 not having ECO 14-00031 accomplished, this ECO may be field installed at customers expense.

COMPANY CONFIDENTIAL

58 or higher

l	PAGE 529	PAGE REVISION	A	PUBLICATION DATE

wrap to enable

use of DB14

Title	ECO/FC	O List (Co	ntinued)			Tech T	
AII	Processor Ap	plicability		Goelz	Rev	0	Cross Reference
14			Approval G.	Chaisson	Date 10/1	.7/72	
Equipment	ECO Change	Priority	Units Affected	Purpose	Indica	tion (	of Accomplishment
	14 00037	MANDATORY	All PDP-14 units having machine shut down problems possibly caused by radiated EMI	shut down L signal	There to D32		wire from C32M2
PDP-14	14 00039	MANDATORY in PDP-14 units usi: PDP-8E or M742 rev F boards		Adds wire wrap to enable use of PDP-8E Rev F board & adds M249 for PDP-8E interface	B18N1 t		wire from LL2
			NOTE:	ECO 14-00 first pag reading	0039 has ge; under	a typ "Cor	ing error on the rection" the line
			eho	EXT MODE	(1) H -	B18N1	- A22L1
			31101	EXT MODE	(1) H -	B18N1	- A22L2
PDP-14	14 00043	MANDATORY in 14 unit using the DC14 option		Adds		s wir	e installed from

use of DC14 option option (serial line interface)

# COMPANY CONFIDENTIAL

PAGE 530 PAGE REVISION 0 PUBLICATION DATE Oct. 1972

### digital

12 Bit

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit

NOTES:

18 Bit | 36 Bit |

FCO 13-C0043 revision B should be used for field installation of EC014-00043

Option or Designator
PDP-14

Title ECO/FC LIST (continued	)	Tech Ti Number	
All Processor Applicability	Author L. Goelz	Rev A	Cross Reference
14	Approval G Chaisson	Date 8/10/73	

			IOI IICIG I	nscarracton or	. 20011
		**		specification	
					een issued under
				mber DC14-0-2	
		***			41-C0003 are re-
				use of the DC1	4 option.
	ECO		Units		
Equipment	Change	Priority	Affected	Purpose	Indication of Accom.
DDD 14			411 DDD	Description of	Wh 7141
PDP-14	14	As required	All PDP	Provides a	When 714 supply
	00050	replace 714	14's		fails it is re-
		on an as		power supply	
		fails basis		for the PDP-	H752 supply.
		with an		14	
		H742			
		supply			
PDP-14	14	MANDATORY	PDP - 14	Connects row	There is a wire
1 D1 - 14	00052	IN PDP-14	units	C and row	install from
	00052	units	shipped	D load equal	
		having I-	before	3" signal	00000 00 00000
		boxes	5 - 30 - 72	runs	
		plugged into	5 50 72	10113	
		row D			
		of PDP-14			
PDP-14	14	Mandatory in	A11 PDP	Enable use of	f
	00053	all PDP-14	14 using	DL14	
		using DL14	DL14		
PDP-14	14 00054		411 000	F11 4	•
	00054	Mandatory	All PDP-		
		if MM14A	14 using	MM14A Read/	
		is installed	MM1 4 A	Write memory	
PDP-14	14	As required	All PDP-	Adds power	
	00055	Large PDP-14		supply to inc	rease
		systems		available pow	
		-,	third H75		
			power sup	ply	
			r	E 2	

Title ECO/	FCO LIST	(continued)		Tech Numb	Tip erppp14-TT-3
All Proc	essor Applicat	oility Autho	r L. Goelz	Rev A	Cross Reference
14		Appro		Date 8/10/73	
Equipment	ECO Change	Priority	Units Affected	Purpose	Indication of Accomplish
M741 (Major States)	M741 00002	Low	All etch Rev. C. M741 modules	Lowers im- pedance of signal	R3 is 470 ohms, see Maint.Man. Vol. II, Page 8 Fig.II-7 for M741 etch Rev.C. layout.
	M741 00003	Mandatory	All etch Rev.C. M741 modules	Elimin- ates timing	Q3 and Q5 are DEC 6531, see Maintenance Manua Vol. II, Page 8 Figure II-7 for M741 etch Rev.C layout
		0 0 P E	003 completed) P-14, However,	will function the PDP-14L r	(with ECO M741 properly in the equires an M741 3 accomplished.

All etch

modules

PDP-14

Rev.E &

lower

M741

Corrects

timing

Clears

outputs

for MM14A

1K resistor

M742 is ètch

BP1

between +5VDL and

Rev. F or higher.

M741

M742

(Pwr)

00004

M742

00003

Mandatory

Mandatory

using MM14A

on all PDP14 Rev. C

PAGE 532	PAGE REVISION	Α	PUBLICATION DATE

digital	FIELD SEF	RVICE TECHNI	CAL MANUAL	Option or De	signator
	12 Bit 🛛	16 Bit 18 Bi	t 📗 36 Bit 🗌	PDP-14	
Title ECO/FCO LIS	ST (continue	d)		Tech Tip Number PDP - 14 -	- T T - 3
All Processor A	pplicability	Author Goelz	Rev	Cross F	leference
14		Approval G Chai	Date 8/10	,,,	
	ECO Change	Priority	Units Affected Pu		dication of complish
	1742 0005	Mandatory in systems to be used with the DC14 or DL14 option	14 system using the DC14 or DL14	timing K	28 is 47 OHM, ref CO M742 00005
	743 0001	Mandatory systems with I- boxes plugged into row D or where the instr. CLR fails to clear all outputs	M743 modules shipped before 3-6-72	Provides higher current output to CLR I/O L signal line	R24 is 100 OHms ref. FCO M745- C0001
	745 000	Mandatory for systems interfaced to PDP-8E or DB14	Units interfaced to PDP-8E	Allows use of PDP-8E	M745 is etch Rev.E or above.

NOTE: An M745 etch revision E must be used in all PDP-14 backframes which contain an M249.

### **COMPANY CONFIDENTIAL**

PAGE 533 PAGE REVISION A PUBLICATION DATE


Title	ECO/FCO		Tech Tip Number PDP-14-TT-3				
All .	Processor Ap	plicability	Author L. Go	elz	Rev	0	Cross Reference
14			Approval G.	Chaisson Date 9	-11-	-72	<u> </u>
1774	M774	MANDATOR	Y M774	insures		M774	is etch Rev.C 03

Instruction decoding PDP-14L M774 MANDATORY M774 etch

M774 insures
etch initial
Rev. C signal
on power
dip.

M774 is etch Rev.C Q3 is DEC 2219, R16 is 22 OHM (see physical layout next page)

NOTE: No M774 less than etch revision C should be used in the field.



- FIGURE 1-M774-A -

### COMPANY CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator PDP-14
	12 Bit X	16 Bit 🔲	18 Bit 📗	36 Bit 🗌	
Title CUIDE TO	O PDP-14 MO	DULE USAGE			Tech Tip

Title	GUIDE TO PDP-14 M	Tech Ti Numbe		
All	Processor Applicability	Author L. Goelz	Rev B	Cross Reference
	14	Approval G. Chaisson	Date 01/24/73	

#### A. MODULE REPLACEMENT GUIDE

K136- Implemented by ECO BX14-DA-00007 - used in BX-DA (I-Box AC), BX14-DD (I-Box DC), and BX14-SA (I-Box Schmitt Trigger) options. The K136 replaces the K135 in the above options. Due to the fast response time of the K135, transiets from the K578 could be coupled through the K135. The K136 can be used to replace K135's in any option. Do not replace K136's with K135's.

M249 - Implemented by ECO PDP-14-00039 - used when the PDP-14 is interfaced to an PDP-8E. The M249 contains extra buffer stage due to the accumulator in the PDP-8E not being available all the time. The M249 can be used as a replacement for the M106. (Used when PDP-14's are interfaced to a PDP-8I, 8L.) Do not replace an M249 with an M106 if the system uses a PDP-8E or has the DL14 option installed. The DL14 option, although it can use a PDP-8I, 8L must have an M249 installed. When an M249 is utilized the M745 must be revision E or above.

M7400 - Implemented by ECO PDP-14-00051 - used when a system contains the DL14 option. This module decodes more instructions than the M740 and eliminates the halt instruction (0007). The M7400 may be used to replace an M740 but under no circumstances should an M740 be used as a replacement for the M7400.

M7450 - The M7450 is used to replace the M745 when the DL14 option is implemented. The M7450 decodes more instructions than the M745. It can be used to replace any M745. An M745 can be used in a PDP-14 that has the DL14 option wired but without the option modules installed.

M921 - When the DC14 option is used the jumpers on this module must be changed. Reference print BS-DC14-A-1 for jumper connections.

K161 - If other than revision "D" or above is used, and the user experiences the situation where he has inputs being on but the program tests them as being off, then the solution to the problem may well be changing the older rev. boards with Rev. "D" modules.

Title	GOIDE TO PDP-14 MODUL	Tech T Numbe	ip PDP-14-TT-4	
All	Processor Applicability	Author L. Goelz	Rev B	Cross Reference
	14	Approval G. Chaisson	Date5/2/73	

### B. MODULE REVISION AND APPLICABILITY GUIDE

				- <del></del>
MODULE	ETCH	REV. CS	REV.	NOTE
M106	A			See module replacement guide under M249.
M232	A			Used on any PDP-14
M235	A			Used on all PDP-14L's
M249	A			Can made 1 1
M589	A	В		See module replacement guide
M740	A	ь		Used on all DC14 options
H740	A			See module replacement guide under M7400
M741	D	D		Rev. D is required for PDP-14's which have MM14A option installed. Rev. C can be used on all other PDP 14's providing ECO's M741-00002, 3 have been accomplished. Do not use a lower revision board.
M742	F	J		Used on all PDP-14's. Do not use a lower revision board.
M743	A	А		Used on all PDP-14's
M744	F	J		Use any revision for PDP-14's
M745	Е			Use this revision on all PDP-14's interfaced to PDP-8E or when an M249 is used. Earlier revisions are usable when M249 is not used. See module replacement guide under M7450.
M746	A	В		Used on all PDP-14's
M747	A			Used on all PDP-14's
M748	D	С		Used on all PDP-14's which utilize the DC-14 option.

PAGE 536	PAGE REVISION	
PAGE 536	II PAGE REVISION	PUBLICATION DATE
		FOREICATION DATE

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🗶 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍

PDP-14

Tech Tip

Title	GUID	E TO PDP-14	MODULE USAGE		Numb	NumberPDP-14-TT-4			
All	Process	or Applicability	Author L. Ge	oelz		Rev B	Cross Reference		
	14		Approval G.		Date	5/2/73			
	MODULE	ETCH REV.	CS REV.	NOTE					
	M749	A		Used o			which utilize the		
	M7400	В	A	See mo	dule	replaceme	ent guide.		
	M7403	D	D	Used c	n al	1 DL-14 or	ctions.		
	M7404	E	D			l DL-14 or			
	M7405	Ċ	c	Used o	n al	l DL14 opt	ions.		
	M7407	D	D			IMM14 opt			
	M7450	В	В	See mo	dule	replaceme	ent quide		
	M774	c	С	on all	PDP	-14L's wit	lon C or above th ECO-M774-0001		
	M8332	С	D	Used o	n al	1 DC14 opt	tions (Interface to 8		
	M8333	Ď	č	Used of earlie Caution made, his st	n aler reconstruction of the state of the st	l DCl4 opt visions or ould be us the custon word hand	tions, replacing n as fails basis. sed when the change i mer may have to corre iling. The earlier operate with the new		
	M589	A	В	Used o	n al	1 DC14 opt	tions.		
	M8334	D	С	Used o	n al	1 DC14 opt	tions. (INTFC to 11)		
	G922			Any re	visi	on is used	the PDP-14		
	G923						in the PDP-14		
	G9.24						d in the PDP-14		
	K022	A				14 option			
	K135	A		K136		-	ent guide under		
	K136	E	D	See mo	odule	replaceme	ent guide		
	K161	D	D	See mo	dule	replaceme	d BY14 options. ent guide.		
	K207	С	D	I and was no a boan become	0 boot co	xes provionstructed th griple ermittent			
	K272	В				14 option			
	K274	A		poten	ial	l4 option failure or rd contain	n power down retentio		

Title	Number											
All	Processor Applicability	Author Larry Goelz	Rev 7	Cross Reference								
~"	114	Approval G. Chaisson	Date 01/25	5/73								

в.	MODULE	REVISION A	AND APPLICABI	LITY GUIDE (Continued)
	MODULE	ETCH REV	. CS. REV.	NOTES
				E.A.C. relays (green). The preferred relay in one manufactured by Babcock.
	K3 02	A		Used on BA14 options.
	K564	В	В	Used on BX14-DD option.
	K578	<b>B</b>	<b>A</b>	Used on BX14-DA option; revision B is a preferred replacement if input noise or conversion time is a problem.
	к579	с	D	Used on BX14-DA option and where Goriner free AC inputs are required. The I-box must have ECO BX14-DA-0008 accomplished in order to utilize this module.
	K614	D	F	Used on BY14-DA option. Must have ECO K614-0007 installed.
	K616			Used on BY14-DA options. A low current AC output, operates to 10MA AC load.
	K657	В	A	Used on BY14-DD options.
	PDP14 P	ower Supp	ly	H752 - replace existing power supplies H752 on an as fails basis (Ref. ECO PDP14-ØØ5Ø)
	PDP14L	Power Sup	oly - H726	Any revision may be used. Part # 12-9033-01. Do not order or use H726E - this is a different supply.

			_	
	-	щ	8	
	-		c	
		ï	3	
ı				
•		н	,	
9		я	٠	
ı		ь	a	
1			э	
ŀ	_			i
۱		L	÷	ı
ı			7	i
	9	ā	E	١
1		-	3	Ì
4	3	٦	š	١
•	-	_	-	
	-	_		
1	-			
1	-		z	
		÷		
1			ı	
	_	-	_	
			×	
	è			ı
				١
	•	۰	7	
	e	L		

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit X	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	PDP-14

Title H752 POWER SUPPLY ADJUSTMENT Tech Tip Number PDP14-									
All	Processor Applicability	Author L. Goelz	Rev 0	Cross Reference					
14		Approval G. Chaisson	Date 10/18/72						

Field adjustment of the H752 power supply is accomplished by placing the supply under a load (7 amp to 7.5 amp) and adjusting R9 on the power supply for 5.15V + .050V. A typical load can be constructed using resistors; i.e., six (6) 4 ohm 10 watt resistors give approximately a 7.5 amp load. (See Figure 1.)

This adjustment procedure is to be accomplished on one power supply at a time. In cases where two supplies are connected in parallel, the +5V and sense connections between the supplies must be disconnected when making the adjustments.

When operating the supplies in parallel, it is essential that both supplies be adjusted to the proper value. Not having both supplies properly adjusted may cause the loss of one supply.




FIGURE 1

PAGE PAGE REVISION A 539 PUBLICATION DATE JANUARY 1973

Title	EXCESSIVE LOADING ON	DUAL POWER SUPPLY SYSTEM	Tech Tip Number	PDP14-TT-6
All	Processor Applicability	Author Larry Goelz	Rev 0	Cross Reference
	14	Approval G. Chaisson Date	01/19/73	PDP14-TT-5

The possibility exists that some PDP14 Systems are drawing in excess of 14 amps (current rating of Dual P/S system). Under this condition it is necessary to add a third H752 power supply to the system. The following procedure is to be followed to accomplish this:

- Ensure ECO PDP14-00055 has been accomplished; if not do it now using FCO PDP14-000055.
- Check to see that all three supplies are adjusted properly; see "Cross Reference" above.
- Mount the third H752 power supply externally, as close as possible, to the PDP14 main frame.
- Ensure jumpers are on the power supply from terminal 3 to terminal 5 and from terminal 4 to terminal 6. If these two jumpers are not present add them.
- 5. Using #14 gauge wire run the following wires:

COLOR	FROM (New Power Supply)	TO (Either of the two original power supplies)
RED WHITE	Terminal 3 Terminal 4	Terminal 3 Terminal 4
RED	Terminal 7	Terminal 7

 Run a #14 gauge RED wire from Terminal #1 of the new supplu to pin C27A2 and a #14 gauge WHITE wire from Terminal #2 to pin C27C2.

/mt

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator	
ergneen	12 Bit 🗵 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	PDP 14	
Title AC INPO	JT POWER WIRING	ech Tip lumber PDP-14-TT-7	

All Processor Applicability Author Larry Goelz Rev O Cross Reference Approval G. Chaisson Date May 11, 1973

All PDP 14's shipped are set up for ll0vac operation. Where 220VAC operation is required, the power supply must be rewired by changing the jumper configuration as shown below and on the power supply.

JUMPER TERM  $-\frac{110\text{VAC}}{3-5}, \frac{220\text{VAC}}{4-5}$ INPUT TERM -3, 4 3, 6

Title	OPTI	ON LOA		Tech Ti Numbei	PDP-14-TT-8				
All		essor Ap			Author	Larry Goelz	Rev	ø	Cross Reference
"	14		1		Approval	G. Chaisson	Date 7/30/	73	

Listed below are the load requirements placed on the PDP14 power supply by the individual options.

Option Load-amps PDP14 main frame 2.0 BX14 DA .175 BX DD .500 .500 BX SA BY 14 - DA .550 DD .680 .680 SA BA 14 .300 (plus K302's and/or K274's) K274 .100 K302 .020 BF14M .135 MR14 (1K) .500 .800 **DA14** 1.00 DC14 (in the PDP14) DL14 1.350 MM14A (module) .300

## COMPANY CONFIDENTIAL

PAGE 541 PAGE REVISION A PUBLICATION DATE

Title	OPTIO:					INTS			Tech T Numbe	
AIF	Proc	essor	App	olicat	ility	Author Larry Goelz	Rev d			Cross Reference
14	<u> </u>					Approval G. Chaisson	Date	7/30	/73	

Included in the DC14 option are two modules which are plugged into the PDP8 omnibus. The loads for these modules are:

M8332 .900 amp M8333 1.000 amp

The PDP14 power supplies ratings are:

714 7 amp (Should be replaced with H752 when fails REF ECO PDP-14-00050)
H752 7 amps

H756 25 amps (Not avail, until 10/1/73)

Title										Tech Tip Number PDP-14-TT-9		
All	Processor Applicability							Fred	Silva	Rev	Ø	Cross Reference
								al	Chaisson	Date 8/10	/73	

It em	Part No.	PDP	Remarks
BC14C-10		Both	Test Equipment; see Tech Tip BC14C-TT-1
DEC6531	1509338	Both	For ECO M741-003
DEC846	19-9688	Both	For ROM Repair
Core, Wound	2918605	Both	For 6923 ROM repair
Core, Unwound		Both	For G922 ROM repair when used with G923
Fuse, 5 amp	1209070	Both	Output Box fuses
Triac	1505564	Both	For module repair
Indicator			•
Lights	1209337	Both	For module repair
MC3001P	19-9514	Both	For module repair
DEC7404	19-9686	Both	For module repair
DEC74H50N	19-9060	Both	For module repair
DEC74H4ON	19-5586	14	For module repair
DEC74HOON	19-9056	.14	For module repair
DEC4007P	19-9867	Both	For module repair
36 Gauge			•
Wire	2918620	Both	For ROM repair
Core,wound	29-20902	Both	For G923YA ROM repair
Core, unwound	29-20903	Both	For G922 ROM repair when used with AG923YA

# **COMPANY CONFIDENTIAL**

igital	FIELD SERVICE TECHNICAL MANUA	
MEMMEM	12 Bit X 16 Bit X 18 Bit 36 Bit	PMK02

Title	USING	РМКО2	WITH	LA30	P ON	PDP8E System		Tech Tip Number	
All	Pro	cessor Ap	plicabili	ity	Autho	Bruce Meier	Rev	0	Cross Reference
	8E				Appro	val Mike Kalagher	Date 9-21	-72	!

When using the PMKO2 Field Service cassette tester on a system having a parallel LA30 as its console TTY (OP codes 03 and 04) the PMKO2 interface (M865 or M8650) must have its OP codes modified. They should be changed to those of the first users TTY, OP codes (30). To enable programs in RIM Format to be read in the following changes must be made to RIM loader:

Address	From	To
7756	6032	6302
7757	6031	6301
7761	6036	6306
7767	6031	6301
7771	6034	6304

The following changes must also be made to enable binary format programs to be read in (these changes are for DEC-08-LBAB. Similar changes can be made to other revisions of binary loader).

Address	To
7662	630
7664	6306
7701	6302

The above changes allow both console device interface and PMKO2 interface to remain in the bus together.

Program running procedures and error type out will still be reported to the console device.

Title	USING	РМКО2	WITH	LA3	O P ON	PDP-11 System		Tech Ti Numbe	
All	Proce	ssor Appl	icability		Author	Bruce Meier	Rev	0	Cross Reference
L	11			L	Approva	Mike Kalagher D	ate 9-21	-72	

When using the PMKO2 (Field Service Casette Tester) on a system having a parallel LA30 as its only keyboard I/O device the address and interrupt vector locations of the PMKO2 Interface must be changed. The following changes assume that the LA30 is cut for console TTY address and interrupt vector locations.

#### A. M780 Control

 Two additional modules must be on hand, M105 and a M782 (0) or M7821.

PAGE	543	PAGE REVISION	0	PUBLICATION DATE	9-21-72

OPL

Title	USING PMKO2	WITH	LA30 P	cont		Tech Ti Number	
All	Processor Applic	ability	Author	Bruce Meier	Rev	0	Cross Reference
	11		Approva	Mike Kalagher	Date 9-21	-72	

- Cut the M105 to an address of the first user TTY 176500
   Cut M782 (0) or M7821 to first available floating vector location.
- B. M7800 Control
- 1. Cut Add and Vector jumpers to conform with 2 and 3 above.

To enable programs in absolute format to be loaded one program change must be made.

Address \*776 From

To 176500

Diagnostic running procedures and error type out will still be reported on the console device.

<sup>\*</sup>depending on core size

digital	FIELD SERVICE TECHI	Option or Designator PP8 I	
	12 Bit X 16 Bit 18	Bit 36 Bit	

Title	PP8I SYNCRONIZATION	Tech Ti Numbe		
All	Processor Applicability	Author Art Fuller	Rev 0	Cross Reference
	81	Approval W. Cummins	Date 7-31-72	


If erratic punch operation suggests the possibility of the logic for syncronization being at fault, the following procedure will guide you in making a determination. The procedure for mechanical syncronization in the Roytron maintenance manual may also be helpful.

Signal SYNC PUN at pin F on the W033 connector at the rear of the punch (or H28V2 - M710) should hold at +2 volts with punch power off. With power on, the signal should be as shown below.




If this signal is not as described, the following steps are suggested:

- Check to see that +5 volts is present at pin V of the W033 connector at the rear of the punch.
- 2) Disconnect the W033 connector. There are two identical coils on the front left of the punch which should be checked; readings of about 500 ohms should be obtained from both pin F to V and pin F to ground.



3) The gap between the coil head and core wheel should be checked; a piece of paper tape may be used as a reasonable gauge for checking the clearance.



Title	PP8I SYNCRONIZATION	Tech 1 Numb	er PP8I-TT-1	
All	Processor Applicability	Author Art Fuller	Rev <sub>0</sub>	Cross Reference
^"	81     18	Approval W. Cummins C	ate 7-31-72	

- 4) If the previous steps fail to suggest a solution, it is possible that the coil core may have become demagnetized. Proceed as follows:
  - a) Turn off all power.
  - b) Remove red wire from pin V and black wire from pin F.
  - c) Note that PDP-8 and PDP-8I require opposite polarization in this step: For PDP-8I, make temporary connections of the red wire to ground, pin C and the black wire to -30 volts, pin D. For PDP-8, make temporary connections of the black wire to ground, pin C and the red wire to -30 volts, pin D.
  - d) Bring up power momentarily, then shut down; current flow thru the coil will remagnetize the core.
  - e) The 30 volt circuit does not include a bleeder resistor; as a result a charge will remain on the 30 volt line for some time. To avoid the possibility of discharging it thru the logic, it is suggested that the 30 volt supply be disconnected from the PC8I at the terminal strip on the rear panel before proceeding.
  - f) The coil leads can now be removed from terminals C and D and returned to their original positions, red to V and black to F.
  - g) Reconnect the 30 volt supply lead to the rear of the PC8I and recheck the SYNC PUN output again.
  - h) If the SYNC FUN signal remains below an acceptable level it may be that the coil assembly is defective. If placing a screwdriver blade against the exposed core end causes a significant rise in output level, it is an indication that the assembly should be replaced.

Arthur Fuller

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator PR81
	12 Bit 🛛 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍	
Title PR8I Ste		ech Tip lumber PRST-TT-1

Title	PR8I Steps with Pov	er Up and Start	Number PR8I-TT-1
All	Processor Applicability	Author Chuck Sweeney Re	v 0 Cross Reference
	81	Approval W. Cummins Date 7	-31-72

The logic by which tape is moved one character position during power up and by START is explained as follows. The circuit design of the A and B flip-flops is such that they come up in the \$\beta\$ state. This condition generates STOP ENABLE which will set the ENABLE flip-flop because STOP COMPLETE is present. STOP COMPLETE is generated 40 meas after the INITIALIZE pluse which zeros the ENABLE flip-flop. ENABLE (1) qualified the clock which pulses a cycle of the A & B flip flops in the usual manner to step a character which is read into the reader buffer but not into the AC.

Title	M715 and G908 Adjus	tments F	PR8:	I (not PC04)		Tech Tip Number	
All	Processor Applicability	Author	c.	Sweeney	Rev	0	Cross Reference
	81	Approval	в.	Cummins Date	7-	31-72	

With the reader FEED switch depressed, pulses at H27U2 should be at intervals of 1.67 msec. The lower pot on the M715 should be adjusted for correction.

Load the following test program:

7øø1	6Ø14	7ØØ5	52Ø4
7882	6011	7ØØ6	5201
7øø3	520/2	7007	gggg
7004	22,47		

With the program running and no tape in the reader, check to see that the sprocket wheel is not stepping. If it is stepping that indicates the probability that the feed hole gain of the G908 is set too low; a clockwise adjustment of the pot on the G908 should correct this. Insert a ones/zeros tape in the reader. If the reader does not move tape, that indicates the probability that the feed hole gain of the G908 is set too high; a computer-clockwise adjustment of the pot on the G908 should correct this. The proper adjustment for that pot is midway between the two failure conditions.

Once the G908 is adjusted correctly the M715 adjustment can be continued. With the program running, the required signal at H27U2 is 3.5 msec between the first and second pulses in the group of three. The upper pot on the M715 should be adjusted for correction.

PAGE 547	PAGE REVISION	0	PUBLICATION DATE	July	1972	

Title	PR81 HIGH SPEED READER TEST ERRORS  Tech Ti Number									
All	Processor Applicability Author C. Sweeney Rev 0						Cross Reference			
1	81				Approval	W.	Cummins	Date 7	-31-72	

Maindec 08-D2FC-Part 2 will fail with an indication of error when actually there is none. The constant, M377, in location \$929 should be changed to \$999 to eliminate the problem.

If the system includes an AXO8 option, there will be an additional problem in that the test includes an AXO8 IOT instruction 6377 at location #385. The contents of location #385 should be an NOP-7888. The later program 08-DZCC has eliminated this problem,

Title	PR81 MODULE AND MAI	Tech T Numbe		
All	Processor Applicability	Author Chuck Sweeney Re	w 0 .	Cross Reference
1 1	87	Approval W. Cummins Date 7	-31-72	

ECOSI-00008 documents the use of specific revision M705 and M715 modules in the PRSI. There are only two combinations which are acceptable:

		M705 Revision	M715 Revision	ECO 81-00008	Maindec
1	1	С	A	Not installed	08-D2FC
1	2	D	С	Installed	08-D2GC

d   i g   i t a	Option or Designator					
	12 Bit 😧	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	PR8I	
Title					Tech Tip	

Title	ADJUS	TMENTS o	on M715	and G908		Tech T Numbe	ip PR81 TT#5
All	Proce	ssor Applica	bility	Author W.	Freeman	Rev <sub>0</sub>	Cross Reference
	81			Approval <sub>W</sub>	E. Cummins	Date 12/5/73	

With the reader FEED switch depressed, pulses at H27U2 should be at intervals of 1.67 msec. The lower pot on the M715 should be adjusted for correction.

Load the following test program:

7001	6014
7002	6011
7003	5202
7004	2207
7005	5204
7006	5201
7007	0000

With the program running and no tape in the reader, check to see that the sprocket wheel is not stepping. If it is stepping that indicates the probability that the feed hole gain of the G908 is set too low; a clockwise adjustment of the pot on the G908 should correct this. Insert a ones/zeros tape in the reader. If the reader does not move tape, that indicates the probability that the feed hole gain of the G908 is set too high; a counter-clockwise adjustment of the pot on the G908 should correct this. The proper adjustment for that pot is midway between the two failure conditions.

Once the G908 is adjusted correctly the M715 adjustment can be continued. With the program running, the required signal at H27U2 is 3.5 msec between the first and second pulses in the group of three. The upper pot on the M715 should be adjusted for correction.

## NOTES

## digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🔣 16 Bit 🗌 18 Bit 🗌 36 Bit 🗌

PP67

Title	PP67A/B TYPESETT	*	Tech Ti Numbe	PP67-TT-1		
All	Processor Applicability	Author	John Gleeson	Rev	0	Cross Reference
1	1 1 1 1 1 1	Approval		Date 7-3	1-72	

#### INTRODUCTION:

The PP67 punch is an adaptation of either the Teletype BRPEll punch or the BRPEl8 punch, the BRPEl1 being an 8 level punch and the BRPEl8 a 6 level punch. Both punches are originally built to operate at 50 characters/second, but are modified by DEC, to operate at 110 characters/second. The addition of a DEC assembly (part number 70-5095-control assembly) converts the punch to a PP67 (6 or 8 level dependent on the use required).

#### PERTINENT DOCUMENTS:

PA60, PA61, PP67 Prints; DEC-08-17TA-D, BRPE Punch Manual - 215B and 1154B.

#### CONTROL SWITCH:

On top of the punch is a four (4) position switch. The four positions have the following significance:

"AVAILABLE" - in this position switching on or off of the punch motor is under processor control. On the side of the punch is an adjustable micro-switch operated by an arm which rests on the tape spool. When the spool is reduced to a certain diameter "Tape Low"), dependent on the setting of the micro-switch, the arm operates the micro-switch and signals a PUNCH NOT AVAILABLE condition which can be gated into the processor using an IOT instruction.

"STOP WHEN DONE" - in this position simulates a "TAPE LOW" condition. Since the Typesetting Program only checks for availability before commencing to punch, it would be possible to commence a "take" punch out just before the tape low condition and then run out of tape if the "take" was a long one. If a monitor should notice that this condition may occur shortly, he can switch the punch from "available" to "Stop When Done" while a tape is being punched which would allow the "take" to be finished, but then prevent any further "takes" from being routed to this punch.

"CONTINUOUS" - in this position the punch motor is turned ON but the punch is inhibited from processor control, PUNCH NOT AVIALABLE condition being signalled.

"OFF" - in this condition, the punch motor is turned OFF and the PUNCH NOT AVAILABLE condition is signalled.

## COMPANY CONFIDENTIAL

PAGE 551 PAGE REVISION 0 PUBLICATION DATE July 1972

Title								p PP67-TT-1
All	Processor Applicability	Author	John	Gleeson		Rev	0	Cross Reference
8's		Approval	Bill	Cummins	Date	7-3	1-72	

NOTE:

On the side of the punch is a toggle switch which can be used to switch on the motor irrespective of the position of the switch on top of the punch. This switch is for maintenance purposes only and it is recommended that the customer be advised to use switch on top of the punch when replacing tape in the punch, since if the switch is left in the "Available" position, a "take" could still be routed to the punch and lost if the customer is in the process of changing tape.

THEORY OF OPERATION

Control Circuit (See Diagram 1)

Point A, the junction of R3, R4 is at -3V. Assuming the switch in the "Available" position, before the "MOTOR START" signal is sent to the punch, point B is also at -3V hence the transistor is cut off and there is no volt drop applied across the wheelock relay. The SCR in the motor circuit has no control voltage applied to it and is therefore turned "off" (see note 1). When a MOTOR START is sent to the punch, point B goes to ground, the transistor turns on and the wheelock relay operates, closing point D. As the first half cycle of the 110 volt supply builds up across R1/R2 a voltage develops at point C which is applied as a control voltage to the SCR. The SCR turns "on" and current flows in the motor circuit driving the motor. As the first half cycle finishes, the anode voltage of the SCR reduces to zero, hence, the SCR turns off, but the second half cycle again develops a control voltage at Point C hence the SCR turns on again. Thus while the wheelock switch is operated the motor runs. When the MOTOR START signal is removed, the transistor cuts off; the wheelock switch opens and hence no further control voltage can be applied to the SCR. The SCR therefore turns off and remains off until the next MOTOR START signal is applied.

While the punch has sufficient tape in it, point F is at approximately -3.4 volts, R5 being connected in series with a 470 ohm resistor in the interface (Diagram 2), hence in this condition PUNCH AVAILABLE is signalled via pin 21 of the amp plug. When the TAPE LOW switch operates, a ground is signalled. The condition is also signalled by turning the punch switch to STOP WHEN DONE, CONTINUOUS or OFF. In the CONTINUOUS position, though, a ground is also applied to the transistor, point B, hence the motor runs continuously.

Operation of the togile switch provides a direct supply to the motor, hence, the motor runs continuously irrespective of the position of the punch switch.

In the "OFF" condition an SCR has a high resistance in both directions (expamle 100,000 ohm), the gate to cathode being equivalent to a small didde. Providing the anode voltage is positive with respect to the cathode, if a small positive voltage (example IV) is applied to the

	FIELD SERVICE TECHNICAL MANUAL				Option or Designator
digital	PP67				
	12 Bit 😾	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	

Title	PP67A/B TYPESETTING	Tech T Numbe	ip F PP67-TT-1	
All	Processor Applicability	Author John Gleeson	Rev 0	Cross Reference
0.4		Approval W Comming Da	ate 7-31-72	

gate, the forward resistance of the SCR will be greatly reduced and current will flow through the SCR. Once current is flowing, the SCR can only by turned off by removing the anode voltage,

Punch Solenoids (Dee Diagram 3)

Punch solenoids are driven from W040 solenoid drivers. One side of each solenoid is taken to -30V, the other side being taken to a W040. When a solenoid driver is selected, it lifts the discrete solenoid feed from -30V to ground, thus energizing the punch solenoid. In order that the solenoid drives are only driven at the correct point in the punch cycle, a reluctance pick-up situated on the brass disc forward of the motor shaft provides an output which is developed across a lk 1/4 watt resistor with an 0.01 uf capacitor in parallel, in the punch interface, to supply a half enable input, to gate through the respective SELECT PUNCH level. The point in the punch cycle at which the output from the reluctance pick-up is provided can be varied by means of the "range-finder" (timing scale) situated at the front of the punch above the brass disc. This variation is provided to compensate for lengths of cable, signal delay, etc.


The diode across the solenoid is used for damping and the resistor is used to limit the current through the solenoid.

#### Adjustments:

All mechanical adjustments for the punch are detailed in the BRPE Technical Manual. Once these adjustments are made correctly, two (2) further checks need to be made:

 Punching a series of alternate rubouts and tape feeds, hang a scope probe on the feed from the solenoid driver, at the punch solenoid, checking each solenoid in turn. The waveform should be as below:

The "glinch" should be positioned at the trailing edge of the sawtooth waveform (see below).



Title	PP67A/B TYPESETTI	Tech T Numbe	ip r PP67-TT-1	
All .	Processor Applicability	Author J. Gleeson	Rev 0	Cross Reference
8.8		Approval W. Cummins	Date 7-31-72	

This can be achieved by slackening the two screws clamping the punch solenoid and adjusting the solenoid until the "glitch" is in the correct position. Make sure that when making this adjustment, the solenoid is moved squarely in the vertical direction. If titted, the armature may slip out of the blocking pawl (see Diagram on page 13 of BRPE Manual Bulletin 215B). If small "glitch" is unobtainable, check the mechanical adjustments again, and, only as a last resort, adjust the tension on the solenoid armature spring.

2) Punching alternate 1's and Ø's, slacken the screw holding the range finder and move the slide in one direction until punching beings to deteriorate: Note the position on the scale, then move the slide in the opposite direction until punching begins to deteriorate again and note the position on the slide. Set the range-finder at the midway point between the two positions and tighten the screw.

NOTE 1: If the scope probe is hung on the common feed at the solenoid, the waveform will look like



NOTE 2: To check the feed hole solenoid, the program will have to contain a stall so that the solenoid is de-energized between punching of characters. The following program would be suitable for running while checking all solenoids:

200/7604	SR = Ø2ØØ
6314	LOAD ADD
72øø	SR8-11=Punch NO
6 <b>Ø</b> 26	START
6ø21	
52Ø4	
222Ø	
52Ø6	
7ø4ø	
52ø3	

digital	FIELD SE	RVICE TE	Option or Designator	
	12 Bit 🛛	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌

Title	PP67A/B TYPESI	ETTING PUNCH (Continued)		Tech Tip Number	
AII .	Processor Applicability	Author J. Gleeson	Rev	0	Cross Reference
8's		Approval W. Cummins Date	7-31	72	





DIAGRAM 1 - PUNCH CONTROL (Re


(Refer to Punch Control Schematic 7005095-0-1)

# **COMPANY CONFIDENTIAL**

PAGE 555 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	PP67A/B TYPESETTING	PUNCH (Continued)	Tech T Numbe	ip r PP67-TT-1
All	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
812		Approval W. Cummins	Date 7-31-72	





12 Bit 3 16 Bit 18 Bit 36 Bit PP67	digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
			16 Bit 🗌	18 Bit 🔲	36 Bit 🗌	PP67

Title	PP67A/B TELETYPE PU	Tech Ti Number	PP67-TT-1		
All	Processor Applicability	Author John Gleeson	Rev	0	Cross Reference
8's		Approval W. Cummins Da	te 7-3	1-72	

## DIAGRAM 4 - W990/AMP PLUG INTERCONNECTIONS

W990	FU	NCTI	ON	AMP	PL	JG	
A		+10 3	J		15		
В		-15V			14		
С		GROU	ND		11	and	20
D		HOLE	ø		8		
E		HOLE	1		1		
F		HOLE	2		2		
H		FEED	HOLE		9		
J		HOLE	3		3		
K		HOLE	4		4		
L		HOLE	5		5		
M		HOLE	6		6		
N		HOLE	7		7		
P		MOTO	R START		13		
R		AVAI	LABLE		21		
s		GROUI	ND		12		
T		SELEC	CTED TIMING		24		
U		GROU	ND		17		
V		GROUI	ND		16		
-30V	SUPPLY	IN II	NTERFACE		18		

PAGE 557	PAGE REVISION	0	PUBLICATION DATE	July 1972

Title	BRPE PUNCHES (PP67A	,B,C,D)		Tech Tip Number	PP67-TT-2
AII .	Processor Applicability	Author John Gleeson	Rev	0	Cross Reference
8's	<u> </u>	Approval W. Cummins Date	7-31-	72	

For correct operation at 110 characters/second on 50/60Hz systems, the following Motor/Gear sets are used:

### 60 hz 115V (Motor Speed - 3600 r.p.m.)

```
TTY#
                                                DEC #
Motor Pulley
                      171190(44 teeth)
                                              29-11299
                                                          Part of
Motor Drive Gear
                      143052(24 teeth)
                                               29-11197
                                                        modification
Re1t
                      143055
                                              29-11198
                                                          kit, TTY
                                                          #143044
(29-13817)
```

The motor used is a model LMU3, with a 60 hz thermostatic swith TTY #122249. DEC #29-11148.

## b) 50 hz 115V and 230V (Motor Speed - 3000 r.p.m.)

Motor Pulley	147627(33 teeth)	N/A	Part of
Motor Drive Gea	r 147626(15 teeth)	N/A	modification
Belt	195448	N/A	kit, TTY
			#147624

The LMU3 motor is also used for 50 hz systems, the changing of the gear set compensates for running the motor at 5/6 the normal speed (due to frequency). The supply for the punch is taken from a step-down transformer on 230V systems. The thermostatic switch used is a 50 hz switch TTY #193781. DEC #29-16808.

#### 50/60 hz motors

The LMU3 motoris asynchronous motor, no manual variation of the speed being possible, hence, the requirement for different gear sets for 50/60 hz operation. Some punches, however, have been equipped with a series governed 50/60 hz motor which can be used on either system with only minor changes. This is achieved by a "Governor" on the back end of the motor which can be regulated to compensate for different frequencies. The motor runs at a constant 3600 r.p.m., using a 60 hz gear set. When the motor is run on 50 hz, which would give a speed of 3000 r.p.m., the "Governor" is varied by means of a screw in the "Governor". By using a tuning fork tuned to a motor speed of 3600 r.p.m. bring the motor speed back up to 3600 r.p.m. Hence, the only change required when switching the punch between different systems is to adjust the "Governor" to give a speed of 3600 r.p.m. The method is explained in BRPE Technical Manual Bulletin 295B pages 10, 11 of the "Principles of Operation" section and pages 6 and 7 of the "Adjustments" section.

The Thermostatic switch used, however, must be the one for the system frequency that the punch is being run on. TTY#

TOOLS DEC # Tuning Fork 29-16114

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🕡	16 Bit	18 Bit (	$\neg$	36 Bit	٢

PP67

Title	TUNGSTEN CARBIDE DIE	BLOCK ASSEMBLIES	Tech Tip Number	
All	Processor Applicability	Author MacKenzie/Gleeson Rev	0	Cross Reference
0.1		Approval W Cummins Date 7-31	-72	

The Maynard stockroom will soon have available both 6 and 8 level tungsten carbide die block assemblies for the BRPE punch.

These die blocks and pins have a life of something in excess of 15 times that of the conventional die blocks. They will also allow the user to punch other types of tape such as mylar or aluminum with no problems. Of course, the more abrasive tapes will increase the wear factor, but these blocks are built for punching them.

These are highly precision devices and at no time should anyone attempt to disassemble the die block. The vendor is the only one capable of doing this. If any problems are encountered, simply return it to Maynard for repair.

The die blocks are etched with digitals name-block number and pin size. Thus you would see: Digital-6EE. The 6 means it was block number 6. The EE is the pin size. The vendor has agreed to make all blocks and pins the same size.

When installing these blocks do not use the punch pin retaining plate. This is not necessary for the operation of the punch.

It is recommended that all contract machines have the tungsten carbide die blocks installed when the conventional blocks wear out.

All old die blocks should be returned to Maynard for credit.

They will also be offered for sale to anyone interested in purchasing them.

The part numbers and selling prices are as follows:

Description	DEC No.	Prices
6 level adv. feed w/pins	29-17Ø14	\$ 430.00
8 level ctr. feed w/pins	29-17Ø15	450.00
Code pin	29-1742Ø	18.00
Feed Pin	29-17421	30.00

NOTE: THESE BLOCKS SHOULD ONLY BE INSTALLED WHEN THE OLD ONE WEARS OUT.

Title	TROUBLESHOOTING THE I	PP67A/B MOTOR CONTROL CIRCUIT Tech Ti	PP67-TT-4
All	Processor Applicability	AuthorRasmussen/Tinkham Rev 0	Cross Reference
8's		Approval W. Cummins Date 7-31-72	

During normal typesetting operation, the rotary switch on the top of the punch is in the available position. If the punch fails to work correctly, this may be an indication of a faulty motor control circuit. This circuit is located inside the punch cover on top of the motor.

The PP67A/B motor control circuit is quite easy to troubleshoot with the following technical tip.

There are two main troubles that occur in the control circuitry. The first is the punch motor never turns on This is usually a bad transistor. The second trouble is the punch motor once on, will never turn off. This is a bad SCR in most cases. This procedure can only be used in the case of the punch never turning on.

Using Figure 1, if the punch does not turn on properly, you can find the trouble using a jumper wire.

- Turn offf/on switch (on side of punch near the motor) to ON position. If motor runs okay, go on to Step 2, if not, check 110 volts in motor or ON/OFF switch.
- 2) Turn OFF/ON switch to OFF position. Turn the rotary switch on top of punch to the continuous position and leave it there for the remainder of this procedure. Turn computer on (to supply -15V). If punch runs okay in this position, trouble is in rotary switch, cable, or computer interface (PAGO/61 or PAG8A). If the motor did not start, go to step #3.
- 3) Using jumper wire, short across SCR (D6) (points A to B) cathode to anode. If motor turns on, go on to step 4, if not, check for bad bridge return (D1-D4 or D7).
- 4) Using jumper wire, short across relay contact, (points C to D). If motor turns on, go to step 5, if not, check for bad SCR (gate).
- 5) Using jumper wire connector from cathode of D5 (Points E to F), to GND, if punch motor turns on, go to step 6, if not, check for bad relay or no-15V supply.
- 6) Using jumper wire, short across transistor (Q1) emitter to collector, (points G to H). If punch motor turns on, replace bad transistor or check R<sub>3</sub>R<sub>4</sub> voltage divider. If punch motor does not turn on, go to step #7.

digita	
--------	--

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator


12	Bit	16 Bit	18 Bit	36 Bit	


Title	TROUBLESHOOTING THE I	PP67A/B	MOTOR	CONTROL	CIRCUIT	Tech Tip Number	PP67-TT-4
All	Processor Applicability			ssen/Tin		ø	Cross Reference
8'5		Approval	W. Cur	mmins	Date 7-32	L-72	

7) Using jumper wire, connect the emitter of the transistor to ground (points G to F). If the punch turns on, check for a broken wire from the emitter to the rotary switch, a broken ground connection to the rotary switch, or a faulty rotary switch. If the punch does not turn on, the problem is not within the punch motor control circuit.

One other problem found in the punch control circuit is resistors  $R_1$  and  $R_2$  (47 ohm) burnt. This was caused by the SCR having an open cathode. When the relay contact closed, 110 volts is dropped across  $R_1$  and  $R_2$  and if SCR fails to fire,  $R_1$  and  $R_2$  will burn up.

For replacement part numbers for any of the above mentioned items, refer to punch control circuit schematics D-CS-7005095-0-1, Revision A.





Title	PP67-PUNCH CABLE IMPR	OPERLY MANUFACTURED (BC01F)	Tech Tip Number PP67-TT-5
All	Processor Applicability	Author Craig Showers Rev	A Cross Reference
	8 11	Approval G. Chaisson Date 11/20	0/73

It has been found that the BCOIF cable which consists of a M979 module has a capacitor C12 which has the wrong voltage value installed. It is 20 volts at present and should be a 50 volt cap.

The print set reflects the correct part number and must have been an error at assembly. Please check at next service call, or next P.M. and replace if necessary.

PP67 Cable M979
Paddle module, plugs into typesetting interface.

Title	PP67 PUNCH MOTOR PA	RT NUMBER	Tech Ti Number	
All	Processor Applicability	Author Rich Brown	Rev g	Cross Reference
	8 11 10	Approval Fred Miller	Date 9/26/74	


The part number listed in the print sets for the PP67 motor is wrong (12-4851-LMU6). The part number should be 29-11240 (LMU3). The LMU6 motor is a series regulated motor of which there were a limited number shipped.

,				į
•	ч	Ē		Б
	٠	i	i	3
3	L			
ŧ		٠		ė
1	ď	ı	2	÷
1	L	8		ŀ
7	ī	ä		ä
3		=	•	
ř	г	ï	-	_
1				7
1	z	١	Z	
7	7	ï	٠	ī
1	٠			٠
1	Ē		•	3
1	E		•	3
(	2			•
4	2			
4	2			
(	2			
	2			
(				
(				
4 1				
( (				
(				

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 💢 16 Bit 🗌 18 Bit 🗍 36 Bit 🦳	PR68

Title	G900 PROBLEMS			Tech TippR68A-TT-1 Number	
Processor Applicability		Author D. Debarge	Rev	0	Cross Reference
8'5		Approval W. E. Cummins Date	7-3	1-72	

Revision C boards, and some revision B, have a basic defect in that the trim pot is wired into the circuit incorrectly. These problems were identified by Tom Gibson and Norm Howe and are detailed in the schematic below.




39 14.7 v 39 180 GND

CORRECT CIRCUIT


INCORRECT CIRCUIT IN G900 - REV B & C

Reworking of revision C boards involves the cutting of etch (Fig. 1) and the installation of jumpers (Fig. 2).

Revision B boards can be repaired by simply connecting the trim pot leads to the proper split lug (see Fig. 3 next page).



PAGE 565 PAGE REVISION 0 PUBLICATION DATE July 1972






FIGURE 3

Revision F boards will be released shortly and will incorporate the final scheme of compensating bias resistors. The resistor scheme (which is shown above) should be implemented in the field on all older boards.

Revision A - All bias resistors 10K ohms.

- B All bias resistors changed except R23 at input pin U.
  - Some defective because of trim pot miswiring (see over).
- C All were defective trim pot miswired can be reworked
- as detailed on previous page)
- D Correction to revision C but made improperly not released.
- E Revision D corrected R23 still 10K.
- F All known problems corrected R23 changed to 15K.

d	i g	I	а	1
			 -	

## FIFI D SERVICE TECHNICAL MANUAL

Ontion or Designator

12 Rit

16 Bit

18 Bit 36 Bit PR68

Title SET-UP PROCEDURE FOR THE PR68A TYPESETTING READER Tech Tip PR68 -TT-2 Number Cross Reference Processor Applicability Rev Author J. Gleeson ΔII Approval W. E. Cummin Date 7-31-72 8 ' S

Before commencing the set-up procedure check that the G900 modules in the reader are modified to revision F level If they are not, the G900's

must be brought up to date before attempting any adjustments.

### STATIC ADJUSTMENTS

## 1. Diagram I

- Measure the voltage across the reader lamp. This should be 10V. If it is not, slacken the clamp connector on the 7.5 ohm resistor in the reader and move the clamp until 10V is obtained. Tighten the clamp, then recheck voltage. If cables are over 150' the -15 volt and ground lines must have dual wires in the cable.

2. Diagram II

Release the screw holding the 6 level guide and if the reader is to be used for 8 level, drop the guide to its lowest position and tighten the screw. If the reader is to be used for 6 level, move the guide up until the guide surface is flush with the surface of the cell block. Tighten the screw.

Take a short piece of tape, 6 or 8 level appropriate to the reader use, and place it in the reader. Adjust the cell block, with the two screws shown, so that the tape lies flat across the sprocket wheel and the cell block surface. Tighten the screws.

Place 3 thicknesses of tape between the tape bed and tape hold-down weight and tighten the screw that connects it to the back plate. The weight should now be secured.

3. Diagram III - Rotate the lamp so that the filament produces an even beam of light and casts no shadow, from the inspect bulb's seam, over the apertures. (Note: the bulb for filament sag, if present replace the bulb). Adjust the condensing lens so that the flat portion is parallel with the cell block. Loosen the two set screws on the bracket assembly and move it forward or backward to make the light beam cut across the right hand edge of the apertures.

Title	SET-UP PROCEDURE (	Tech Tip Number	PR68 -TT-2		
All	Processor Applicability	Author J. Gleeson	Rev	0	Cross Reference
8'5		Approval W.E.Cummins C	Date 7-31	L-72	I

- 4. Diagram IV Take a short piece of tape with a rub-out code perforated about half way along the tape and place it in the reader. Release the two allen set screws in the sprocket wheel and, holding the tape taut across the cell block and wheel, move the sprocket wheel laterally so that the holes in the tape are centered over the photo cell apertures. Be sure that the tape is not curled up against the back plate. Partially tighten one of the screws.
- 5. Diagram V Select the required reader via the PA60 control by loading the following porgram:

Ø / 7604 LAS 6312 RSC 7402 HLT

Load ADD  $\emptyset$ , set the reader number in SR bits 8-11, then press START.

Release the screw in the wheel and keeping the lateral position fixed, rotate the wheel axially until the leading edge of the tape holes is just touching the right hand edge of the light beam. Tighten the allen set screws in the wheel.

6. Diagram VI Put the spring arm down and check that the straight part of the fingers are horizontal and just touching the wheel. Careful use of long-nosed pliers may be used to achieve this. Also check from above that the fingers are centered over the sprockets on the wheel.

## RUNNING ADJUSTMENTS

When all preliminary adjustments have been made, the reader should be margined. There are two methods of doing this:

- 1) Using a short program (or Typeset Configuration Test Program 10) read a 1's and 0's tape loop. Observe the AC for data and swing the pots on the G900's from the extreme of picking up bits to the extreme of losing bits, counting the number of full turns. Set the pots at 40% back from the point of picking up; i.e., if 10 turns obtained, set the pot 4 turns from picking up; i.e., if it is that when checking bits 1, 2, 3, 4, the feed hole will be picked up first, causing the program to hang up on the flag. This is the extreme of that direction. A minimum of 6 turns should be obtained on both pots.
- 2) Reading a 1's and Ø's loop, and using a scope, hang one probe on A29J; PA60A (hole Ø) or B15P (PA68A) and the other probe on A24J(PA60A), B12E (PA68A) and observe the relationship between the data and "strobe". Adjust the pot and if necessary the wheel to obtain timing as shown below.

digital			FIE	LD	SE	RVICE	TECHN	ICAL	MAN	UAL	Or	otion or Designator
211	9 1 1 0	•	121	3it (	3	16 Bit [	] 18 B	it 🗍	36 Bi	it 🗍	PR6	8
Title SET-UP PROCEDURE (CONTINUED) Tech Tip PA68 -TT-2 Number									PA68 -TT-2			
All	Processo	r A	pplica	bility		Author	J. Gle	eson	ı	Rev	0	Cross Reference
815						Approval	W.E.Cu	mmins	Date 7	7-31-	-72	
No Here II No Hore							No HOLE					
	8	(1	) <b>*</b>				***************************************	(	s(r) —			Section 4 Page 4 (continued)
					1	ALCA				_	PA681	<u> </u>

Repeat for the other pot using Data Hole 3 (A28J; PA60A or B14F; PA68A). A comparison between Data Hole  $\emptyset$  and Data Hole 5 (A28V; PA60A or B13V; PA68A) may be made to check for skew.

When the margins have been set up satisfactorily, using a short piece of tape check that the control sees "out of tape" as the tape runs out. Slight re-adjustment of the G900 may be necessary but do not move too far from the 40/60 setting if method 1 used. Recheck the adjustments if this cannot be obtained. Also check that the tape switch is wired to simulate the "out of tape" condition, by lifting the arm up.

## MIXED TAPE LEVEL SYSTEMS

Some systems have the requirement to be able to read both 6 and 8 level tape. Where both tapes are advanced feed hole, the procedure is the same as described above except that the check for skew should be made between hole  $\emptyset$  and hole 7 (A27P; PA60A or B13J; PA68A).


Where the 8 level tape is center feed hole, it has been found to be better, where possible, to reserve a reader for reading 8 level tape only. If this is not practical, the readers should be set up as for 6 level tape and then marginal re-adjustment of the sprocket wheel made, together with re-margining of the pots, to accommodate both tapes.

When all readers have been set up satisfactorily, do a final check, using either the Typesetting Configuration Maindec O8-D2HB or the TCSE.


# COMPANY CONFIDENTIAL

PAGE 569 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	SET-UP PROCEDURE (	Tech T Numbe	PR68 -TT-2	
All .	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
8'S		Approval W.E.Cummins	Date 7-31-72	



## DIAGRAM 1



## DIAGRAM 2





DIAGRAM 3



PAGE 571 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	READER INTERRU	Tip per PR68-TT-3		
All	Processor Applicability	Author P. Bezeredi	Rev 0	Cross Reference
8's		Approval W. E. Cummin Pate	7-31-72	

On CSI Systems, the reader interrupt has been disabled in order for the CSI Program to run. On most systems CSI does this by taping a pin on the module which generates INTER REQ for the reader, but on some systems this is hard wired in. This tape or wire must be removed in order that the System Exerciser and all DEC MAINdecs can be run.

			Î.
	FIELD SERVICE	FECHNICAL MANUAL	Option or Designator
digital			PR68
	12 Bit 🔃 16 Bit 🗌	] 18 Bit	]
Title PR68A, F	R68B COVER BOX PRO	ВІЕЙ	Tech Tip PR68-TT-4 Number
All Processor A	pplicability Author	P.Tinkham Rev	0 Cross Reference
[ ]	Approval	W.E.Cummins Date 7-3	1-72
PF bc a st lc in lc in lc in lc in a a a	1.68B readers. Insu x and the mounting short circuit from andoffs used to mo engths. Specified thes. However, it ength varies from 1 acrease the length reasonable amount dt the Osram Bulb m	the top cover box on fficient clearance be plate for the Osram -15 volts to ground. unt the cover box are length of these stand has been discovered 5/16 inches to 1 3/8 of the threaded stand of clearance between ounting plate. There resolving the problem	tween the cover Bulb may cause The threaded not of correct offs is 1 3/8 their actual inches.  offs to achieve the cover box are two
2)	to effectively i	ecessary behind the s ncrease their length. ting standoffs with s ches).	
PARTS LIST			


Item No.	Drawing No.	Part No.	Description
27	MA-E-PR68A-0-1	None	Plain Washer(Medium)
			5/16 O.D X 5/32 I.D
28	MA-E-PR68A-0-1	NOne	External Tooth Lock
			Washer, #6 Hole Set
29	MA-E-PR68A-0-1	None	Threaded Standoff #6
			32 X 1 3/8 Lg

NOTE: Either Washer (item 27 or 28) may be used.

Title	SET UP PROCEDURE FO	Tech Num	Tip per PR68-TT-5	
All	Processor Applicability	Author John Gleeson R	ev o	Cross Reference
8's		Approval W. Cummins Date 7	-31-72	7

All adjustments for the PR68B reader are the same as for the PR68A with the exception of the following:

- 1) Using a piece of tape with a rub-out perforated in it, adjust the sprocket wheel axially so that the Data Holes on tape are positioned directly over the photo cell apertures, then move marginally either side to obtain best margins by either method described in the PA68A Tech Tip. The reason for the difference in Data Hole positioning as compared to the PR68A is that in positive logic interfaces the strobe occurs earlier.
- 2) In the PR68B there is only one amplifier module, a G908.
- 3) Using the scope method for margining, the points to look at are:



# COMPANY CONFIDENTIAL

# Gigital FIELD SERVICE TECHNICAL MANUAL Option or Designator PR68

Title	G930 - USED IN PR68	READER					Tech Ti Number	
All	Processor Applicability	Author	J.	Gleeson	ı	Rev	0	Cross Reference
010		Approval	w.	Cummins	Date	7-	31-72	

The PA63 provides a user with a "NON-TORN-TAPE-ALLOTTING" system (NTTA) by the simple addition of one G930 module to each reader in the system. The customer's use of this option is the same as described in the PA60C Tech Tip so this description will be confined to the logic theory.

Theory of Operation - See Diagram 1

### Initial Conditions:

- a) Point "A" is HIGH.
- b) Point "C" is HIGH, therefore, "D" is LOW, turning on transistor Q2 and lighting the lamp.
- c) Point "D" being LOW, point "F" is HIGH, turning on transistor Q1 and hence holding point "G" at GND.
- d) The flip flop is in the "0" state, hence point "B" is LOW.
- e) Point "G" being "LOW", the clock input to the flip flop is HIGH.

### Operation:

- When the switch on the reader is pressed, a LOW is applied to points "A" and "C".
- Point "D" goes HIGH, cutting off transistor Q2, thus extinguishing the lamp.
- 3) Point "F" goes low, cutting off transistor Q1 and allowing point "G" (Bus) to follow the level of SEL RDR XX H; the bus being tied to this level in the PA63 interface. Assuming this reader not program selected at this stage, point "G" remains LOW.
- 4) Point "A" provides a LOW through chips El and E2 at point "C" which is fed back to point A thus "remembering" the operation of the switch.
- 5) When this reader is program selected, point "G" goes "High" but has no effect on the flip flop since the clock input "H" is negative going. The tape in this reader is then processed.
- 6) When tape processing has been completed, the program deselects the reader, thus point "G" goes LOW. This provides a positive going clock pulse to the flip flop setting it to the "l" state.
- 7) Point "B" goes HIGH, point "C" therefore goes HIGH and point "D" goes LOW. Q2 is turned on, lighting the lamp and Q1 is turn on tying point "G" to ground.

PAGE 575 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	G930 - USED IN PR6	Tech Tip Number PR68-TT-6	
All	Processor Applicability	Author J. Gleeson Rev	0 Cross Reference
8's		Approval W. Cummins Date 7-	31-72

8) Point "D" going LOW resets the flip flop at point "J" and point "C" being HIGH provides a feedback to point "A" to re-establish initial conditions.

### Inhibit Facility:

When installed, this option can be disabled at any time by throwing a switch, mounted in the PA63, to the "OFF" position.


### PR68DA Reader:

When this option is not installed, the readers have the designation PR68DA. The following modifications are made to the reader. (See print PR68-D-2):

- Momentary switch replaced with ON/OFF switch.
- 56 OHM resistor added from B04F2 to A04V1.

Also the jumper providing +5V to the NTTA switch in the PA63 is disconnected from the +5V line and taped down in the power supply.

If this option is field fitted, the switch must be changed: The resistor removed; a G930 inserted in slot B04 in each reader in the system. Also the NTTA switch in the PA63 must be rewired to  $\pm 5$ V.



Pin F = input from reader switch

Pin H = output to indicator lamp

Pin J, Bus = tied to SEL RDR XX H in PA63

ROBORER	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🔀 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍	PR68

Title	BC01H READER CABLE M	ISWIRED				Tech Tip Number	
All	Processor Applicability	Author	J.	Gleeson	Rev	0	Cross Reference
8's		Approval	w.	Cummins	Date 7-32	1-72	

There is a possibility that some BCOlH cables used with PR68D/DA Readers may have reached the Field incorrectly wired. There is an 0.1 MFD 100 volt capacitor on the M908 connector at the control end of the cable. This capacitor is supposed to be wired from SEL RDR XXH (Pin V1) to ground (Pin T1). However, some cables have been found with this capacitor errantly wired from SEL RED XXH. (Pin V1) to +30 volts (Pin S1 or U1). On systems with PR68D Readers (NTTA) the problem may show up as an inability to select a reader even after repeated attempts at pressing the reader select switch. On systems with PR68D readers (Non NTTA) the problem may show up as intermittent reader selection errors caused by the noise induced from +30 volt line. The cure is to simply rewire the capacitor correctly from Pin V1 to pin T1. It is recommended that all BCOlH reader cables be checked and corrected, if necessary.

Title	CLARIFICATION AND ECO'S	CORRECTION OF TYPESET	TING Tech	
All .	Processor Applicability	Author F. Miller	Rev 0	Cross Reference
8's		Approval W. Cummins	Date 7-31-72	

### PA63-00012:

- 1) Do not delete B28D1 to B28F2.
- 2) If not already present, add the following to 6/8 level switch.
  - a) Add #22 AWG S1 -C (red/wht) to B28D1
  - b) Add #22 AWG S1 -N/O (brn/wht) to C08C2
  - c) Add #22 AWG S1 -N/C (blu/wht) to B21V1

PR68D-00015A: (PR68D-00015A takes precedence over PR68D-00015)
Item 16 and 21, sheet 3 of 6 are for PR68D only
(Non-NTTA)

- Add #22 AWG (gry/blk) wire between rocker switch, N/C position and A2 on W023A connector card in slot B01.
- Remove wire jumper on A2 W023A connector card and add 1K 1/4W resistor.

Again, this is only for PR68DA Readers.

PAGE	577	PAGE REVISION	0	PUBLICATION DATE	July	197

	larification and Cor	rection	of	Typesetting		Tech Ti Number	
All	Processor Applicability	Author	F.	Miller	Rev	0	Cross Reference
8's		Approval	w.	Cummins D	ate 7-3	1-72	

### Possible M710 Problems:

When punch is activated and the 5 second delay times out, the first character is punched. The 5 second delay may be cleared again, punching a character every 5 seconds. This is caused by etch layout on M710 Rev. F.

### Field Solution:

Add .01 mfd/.00V cap to A07 V2 to gnd on PA68F and A30 V2 to gnd on PA63.

ECO's are being prepared to cover the deficient areas.

							Tech Ti Number	
All	Processor Applicability	Author	Р.	Bezeredi		Rev	ø	Cross Reference
R's		Approval	w.	Cummins	Date	7-	31-72	

### Problem:

The lens for the PC04 Reader (1 1/16 inches long) was assigned that same part number (74-4989) as the lens for the PR68 Typesetting Reader (1 3/16 inches long).

### Text:

Each lens now has its own part number. Use the following numbers when ordering:

Part #	Description	Used On
74-4989-Ø	Lens, 1 1/16in. long	PC04
74-4989-1	Lens, 1 3/16in. long	PR68 (A,B,C,D,DA)

NOTE: This Tech Tip replaces Tech Tip labeled "Short Lens on PR68A/PR68B" Section 4, Page 14, which is obsolete.

		CPL
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🔲 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	PR68
Title PROFILE		ech Tip

	Title PR68A MODIFICATION		Tech Tip Number	PR68-TT-10
١	All Processor Applicability	Author R. Boehm	Rev C	Cross Reference
l	8's	Approval F. Miller	Date 12/6/73	

Phenolic Block (Photocell Assy) P/N 29-15961 can no longer be ordered. If a new photo cell assembly is needed order ECO Kit PR68A-11 or PR68B-7. The new photocell assembly requires modification of the PR68A interface cable by replacing the reader end with a modified M978B or M9780 module. This module is supplied with the kit which also includes the new photo-cell assembly P/N 70-09382, cable clamps and hardware, and necessary procedures and specifications.

If a modified PR68A or B is in need of repair you only need to order the part that is bad, not another ECO kit. All part numbers are included with specifications in the kit. The PR68B kit consists of only the photocell assembly P/N70-09382-1 and ECO.

Before installing a new photocell assy, it is advisable to solder the termipoint connections as it has been found that the connections on some assemblies are very poor and will cause reader problems.

Title
PR68-READER CABLE IMPROPERLY MANUFACTURED (BC01H)

All
Processor Applicability
B 11

Author
C Showers
Approval G. Chaisson

Date 12/6/73

It has been found that the BCOlH cable which consists of a M978 module has a capacitor C12 which has the wrong voltage value installed. It is 20 volts at present and should be 50 volt cap. The print set reflects the correct part number and must have been an error at assembly. Please check at next service call, or next P.M. and replace if necessary.

PR68 CABLE M978
Paddle module, plugs into typesetting interface.

PAGE 579 PAGE REVISION D PUBLICATION DATE

d i	gi	t a	
-----	----	-----	--

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit [	k	16 Bit	18 Bit	36 Bit	

Title	PT08 - OPTION SE	LECTION JUMPERS	Tech T Numbe	
All	Processor Applicability	Author Robert Shelley	Rev 0	Cross Reference
"	8 8S 8I 8L	Approval W. Cummins Date	7-31 <b>-72</b>	

Diagrams on the three pages that follow describe options and set up of the W706 modules used in PT08's.


### Special Notes:

- For best results the W706 should be jumpered for a 1/2 stop bit less than the transmitting device is transmitting. This allows a half bit time to get back in sync if there is a slight timing mis-match between the PT08's clock and the device sending to the W706.
- 2. The 'NO RUN OPEN' option may be used in special applications where it is not desirable to get continual flag interrupts if the W706's input is open. (TTY unplugged, VT06 with power off, etc.) The option prevents the receiver from starting to receive a second character until the stop bit (mark) has been received from the first character. The 'NO RUN OPEN' option requires at least 1.5 stop bits to function properly.
- Another special application feature is available on W706's that have etch revision D. Clearing the receive flag may be accomplished by either 10P2 or 10P4. The factory standard is 10P2.
- 4. In all cases the W707 must be jumpered for the full number of stop bits required by the receiving device.

# COMPANY CONFIDENTIAL

O

Title	PT08 - OPTION SELECT	Tech Tip Number PT08-TT-1		
All	Processor Applicability	Author Robert Shelley Rev	0	Cross Reference
	8 8S 8I 8L	Approval Bill Cummins Date 7-31	1-72	ĺ



```
5 BIT CODE: Insert J4; Remove J5
8 BIT CODE: Insert J5; Remove J4
```

<sup>1.0</sup> STOP BIT: INSERT J2, J3, J6; REMOVE J1 1.5 STOP BITS: INSERT J6; REMOVE J1, J2, J3 2.0 STOP BITS: INSERT J1; REMOVE J2, J3, J6

# digital

12 Bit 🔯

# FIELD SERVICE TECHNICAL MANUAL

16 Bit


Option or Designator PT08

Tech Tip Title PT08-TT-1 PT08 - OPTION SELECTION JUMPERS Number Processor Applicability Bob Shellev 0 Cross Reference Rev Author ΑII 88 81 81 Approval Bill Cummins Date 7-31-72

18 Bit

36 Bit

**COMPANY CONFIDENTIA** 




5 BIT CODE: INSERT J3, J4; REMOVE J1, J2 8 BIT CODE: INSERT J1, J2; REMOVE J3, J4

NO RUN OPEN: INSERT J6, J9; REMOVE J5, J7, J8 0.5 STOP BITS: Set up jumpers for 1.0 stop bits and insert a jumper between pins 9 and 10 of E5. 1.0 STOP BITS: INSERT J5 and J6; REMOVE J7, J8, J9

1.5 STOP BITS: INSERT J7 and J8; REMOVE J5, J6, J9 2.0 STOP BITS: INSERT J6 and J8; REMOVE J5, J7, J9 Use insulated wire for J9

Title	PT08 - OPTION SELECT	Tech Tip PT08-TT-1 Number		
All	Processor Applicability	Author R. Sh	nelley Rev	0 Cross Reference
	8 85 81 81	Approval W. Cu	mmins Date 7-31	L-72



<b>FE</b>
7
3
_
4
_
3
دے

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		PT08
	12 Bit 🗶   16 Bit 🗌   18 Bit 🗍   36 Bit 🦳	

Title	itle PT08 MODIFICATION			ip PT08-TT-2
All	Processor Applicability	Author W. Cummins	Rev A	Cross Reference
		Approval W. Cummins	Date 7-31-72	

Past policy has kept the field from modifying a PTO8 to a PTO8F or PTO8FX.

Now, however, it has been found relatively easy to modify a PT08 to a PT08F. The following procedures are included to enable the change. The printed dircuit revision must be C to implement this change.

dd the following	PT08B to a PT08BF	PTO8C to a PTO8CF
o convert a	location	location
Jumper	A4D to B2D	A4D to B2D
Jumper	B1D to B2E	B1D to B2E
Jumper		A20D to B18D
Jumper		B17D to B18E
modem cable P/N 70-5717	В3	B3 & B19
W511	B1	B1 & B17
W602	A4	A4 & A20

These changes apply to only those PTO8's with a receive clock in Al6 or A32 and a transmit clock in B04 or B20.

To change a PT08 to a PT08X the following must be done (the printed circuit 500 3980 must be exposed to allow etch cuts and it must be Rev. C).

Changes	PT 08 B	PT08C *		
Remove R401	A16 B4	A 3 2 B 2 0		
Add R405	B16	B32		
Add W708	B12	B28		
Cut etch	B15V	B31V		
Jumper	B16D to B12E	B32D to B28E		
Jumper	B12S to B15S	B28S to B31S		
Jumper	B12D to B5D	B28D to B21D		
Jumper	B12J to A15J	B28J to A31J		
Jumper	B12V to B15V	B28V to B31V		
Jumper	B12L to A15F	B28L to A31F		
Jumper	B12F to B15J	B28F to B31J		
Jumper	B12P to B5U	B28P to B21U		

\*NOTE: Left half same as PTØ8B.

PAGE 585 PAGE REVISION A PUBLICATION DATE July 1972

Title	PT	08 M	ODIE	CA	TIONS	(Continu	ied)				Tech Ti Number	P PT08-TT-2
All	Pı	ocess	or Ap	plical	bility	Author	W.	Cummins		Rev	Α	Cross Reference
ا " ا			1			Approval	w.	Cummins	Date	7-	31-72	

Do the following when a W709 is to be supplied with the PT08X:

PT08B B4	PT08C B20
B <b>04</b> D to B <b>0</b> 5D	B20D to B21D
Bl6D to Bl2E	B32D to B28E
Bl6D to B04V	B32D to B20V
B04D to B12E	B20D to B28E
B04J to 03J	B20J to Al9J
	B04D to B05D B16D to B12E B16D to B04V B04D to B12E

Title	DATA PHONE INSTALLAT	Tech Tip Number PT08-TT-3	
All	Processor Applicability	Author R. Howington Rev	0 Cross Reference
8's	12	Approval W. Cummins Date 7-	-31-72

### It is essential that these factors be determined:

The module of the Data-Phone set with which the customer will be operating at the other end of the data-line must be determined so that compatibility of both stations can be assured. The telephone company can verify compatibility between various models.

The BAUD rate must be known. The customer's BAUD rate must be set the same as the BAUD rate at the other end of the data-line. The customer will usually have this information available for you or can obtain it.

The character code must be known. In effect this means that for intelligible data to be sent and received by the customer, he must know what type of character code the system at the other end of the data-line transmits and receives. The customer should normally have this information for you.

The IOT Device Code of the PT08 for the Data-Phone must be known. This code is normally one of the following: 11 & 12, 40 & 41, 42 & 43, 44 & 45, 46 & 47. It should be noted that the first device code is usually for the receiver protion of the PT08 and the second device code is usually for the transmitter of the PT08. This is not to be taken as the final word on this arrangement, but merely as an example. This should be checked out thoroughly before trying to check out the PT08.

The PTO8 clocks must be set so that the Data-Phone will be operated at the correct BAUD rate. If the PTO8 contains R401 clocks, the way to determine the setting for the clocks is as follows:

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator PT08
	12 Bit X 16 Bit 18 Bit 36 Bit	

Title	DATA PHONE INSTALLA	Tech Ti Number		
All	Processor Applicability	Author R. Howington Rev	0	Cross Reference
8's	12	Approval W. Cummins Date		

Time = 
$$\frac{1}{BAUD \times 2}$$

Example: For a rate of 300 BAUD, the output of the clocks should be set for a ulse every 1.66ms.

Time = 
$$\frac{1}{300 \times 2}$$
  
= 1.66 msec

If the PT08 has a crystal clock, there is no adjustment for it. The logic for the PT08 is somewhat different for a crystal clock control; therefore, if it is desired to know the pulse rate of the clock, the following formulas may prove helpful:

W709 is used when frequency is less than 4K BAUD.

After determining the settings for the clocks, they both must be set to the same rate (if they are R401's.)

Once the clocks have been set up the Data-Phone test can be run. The program write-up calls for a jumper from B03E to B03P; however, this does not allow the connecting cables to be tested. For best test results and most complete checkout, pin 2 and 3 of the 25 pin Cannon Plug should be jumpered together and the program run. (Do not connect the jumper from B03E to B03P).

The cable is wired as follows:

Color	Cannon	W023	Signal
Black	Pin 1	С	Ground
Red	Pin 2	E	Transmit Data
Green	Pin 3	P	Received Data
White	Pin 20	K	Data Term. Ready (+10V)
Brown	Pin 7	C	Ground

The indications that the program is working correctly are that the program will cycle and the AC will be stepping. This program simply transmits data and reads back the same data and compares it to see if it is correct.

Normally this is as much as DEC is required to test, but it may be advantageous to go one step further and try transmitting and receiving data to and from the station at the other end of the data line.

PAGE 587 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	DATA PHONE INSTALLAT	Tech Ti Number			
All	Processor Applicability	Author R. Howington	Rev	0	Cross Reference
8.8	12	Approval w Cummins Date	7-31	-72	

The following is a program which will allow the use of the console teletype to send and receive data over the Data-Phone line to a remote teletype.

```
Loc:
     200 / 6031
                    210 / 5207
      201 / 5211
                    211 / 6XX1
                                   XX = IOT Code for Receiver, in PT08.
      202 / 6036
                    212 / 5200
      203 / 6046
                    213 / 6XX6
      204 / 6YY6
                    214 / 5203
                                   YY = IOT Code for Transmitter. in
      205 / 6041
                                        PT08.
      206 / 5205
      207 / 6YY1
```

This program will loop, waiting for data from the remote teletype or the console teletype. Anything typed on either will be printed on both.

If this test runs correctly, the installation and check out of the system should now be complete.

_	_					
d	I	q	B	t	a	١

# FIELD SERVICE TECHNICAL MANUAL

16 Bit D

Option or Designator

36 Rit

Power Controls

121

18 Bit

Digitals current family of power controls, as typified by the 860 are controlled by a 3 wire low current D.C. Bus. The connectors are wired as shown below:



12 Bit

Mating face view of female connector

The rules are simple:1) Pin 3 is ground (low)


2) If Pin 1 is pulled low, the control
will turn ON providing Pin 2 is floating.

3) Pin 2 will turn the control OFF
when it is pulled low. Pin 2 overrides Pin 3, and the "local" switch.

The mating housing is a DEC 12-09351 with three 12-09378 pins.


There will be more than one socket on a power control, and they will be wired in parallel, to carry on the remote turn on bus. No termination is required.


Note that this scheme is not directly compatible with older processors such as the PDP8E or PDP 11/20, which worked in this way:



Pull Pin 1 to ground to turn processor on. (Processor switch across Pins 2). Jumpers are required from Ji-1 to J1-2 and J2-2 to J2-3 to make the processor function.

It follows therefore that to make an 8E work an 860, the wiring should be as follows:





PAGE 589 PAGE REVISION

PUBLICATION DATE

Title	NOTES ON 861 FAMILY	DOMED COMEDOLS	Tech T	ip r PWR CONT-TT-2
All		Author Jeff Blundell		Cross Reference
X		Approval	Date10/4/74	

A number of very intermittent system problems have been traced to the 861 family of power controls. A check of the following points may save some time chasing ghosts around the memory or 1/0 areas.

 Check the small reed relay (powered by a simple DC power supply and controlled by the three wire power control bus) that controls the big AC power relay. If the 50 mfd. capacitor (the only capacitor on the pilot control board) goes low in capacity then the reed relay will begin to chatter and may even cause the power relay to intermittently drop out.

A guick test for this capacitor is to unplug all the remote control bus cables (they are the 3 pin mate-n-locks) and measure with a scope between pin 3 (the bottom pin - connect the scope ground to it) and pin 2 (the middle pin - connect the probe to it). Measure both the DC level and the ripple and compare with the values below.

Power control switch "REMOTE" or "OFF"

DC more than +27.5 volts ripple less than 100 mV p.p.

Power control switch "LOCAL ON"

DC more than +22.5 volts ripple less than 1 volt p.p.

These voltages may be slightly lower if the AC line is low, but should maintain the same relationship and ripple values.

- For the following checks the power control must be removed from the system and totally disconnected from power.
  - a) Check on 861-A's incoming line filter connections against the Unit Assembly drawing. Note that the G (ground) terminal is further from the rear of the unit. Some filters fail to conform to our purchase specification both electrically (GG line not connected to case) and with regard to the orientation of the connections. If you suspect you are suffering from power line noise getting into the system, then replace any filter that does not agree with the UA drawing.
  - b) Ground for the sockets at the front is obtained through a single mounting screw that holds the duplex socket assembly to the chassis. The running of an additional ground wire between the receptacle ground screw terminal and the chassis ground stud (located near output side of line filter) may provide a better ground path and help to eliminate some types of noise sensitivity problems.

	FIELD SERVICE TECHNICAL MANUA	L Option or Designator
digital	12 Bit 図 16 Bit 図 18 Bit	POWER SUPPLIES (Deltron)
	12 Bit 🛛   16 Bit 💢   18 Bit 🗌   36 Bit [	J (Deltion)

Title	CIRCUIT SCHEMATICS SUPPLIES USED BY D	ip Pwr. Sup. TT-1			
All	Processor Applicability	Author George Chaisson	Rev	0	Cross Reference
$ \times $		Approval W. Cummins Date	7 - 31 -	-72	

In many instances reference information is not available for reference power supplies used by DEC. This Tech Tip contains the circuit schematics for the Deltron power supplies used by DEC.

The power supplies with P/N 12-03185 can be found in the following options or subassemblies.

AA15-B AA15 ACØ1-B ADØ8-A ADØ8-B BD15 AIP12-A AIP12-B AIP12	PDP-12 H793 H797 H713 H739-A ADØ1-AN ADØ1-AP ADØ2-AN ADØ2-AN	H798-B H799-B H798-A 79-98477-91 79-96564-91 79-96564-92 79-98379-91	79-98477-92 799-A
AIP12	ADØ2-AP	7ø-ø837ø-ø2	

The power supplies with  $\ P/N\ 12\text{--}03186$  can be found in the following options.

AFC8-N H792-A AFC8-P H792 H794-A H727-A H794-C H727-B H794 H794-H AFC11 AFC91-A AFC91-B


/mt

# COMPANY CONFIDENTIAL

PAGE 591 PAGE REVISION PUBLICATION DATE

# **COMPANY CONFIDENTIAL**

Page 592



MODEL

Title	. TOWER CORD LENGIN			Tech Tip Number	PWR SUP-TT-2			
All .	Processor Applicability	Author	н.	Long		Rev	0	Cross Reference
L <sub>x</sub>		Approval	D.	Zereski	Date	9-1	4-72	

In order to obtain U.L. Approval for our systems, we must reduce the length of the power codr from 25 feet to 15 feet (external to cabinet).

Henceforth, please inform customers desiring physical installation data that the standard lenght of power cord is fifteen (15) feet.

### /mt

Tit	DRAWING ERRORS IN 5 SCHEMATIC AND PARTS		and 54-09728YA		Tech Tip Number	PWR SUP-TT-3
A	Processor Applicability	Author	Jeff Blundell	Rev	0	Cross Reference
	8M 8F 05 11 1	Approval	Frank Purcel Pate	11/	20/72	

ECO 5409728-6A field retrofits Rev. B and Rev C supplies with a new type crowbar zener if the supply has a history of blowing fuses.

However, no drawing change is officially called out to the schematic, since engineering feels that creating a Rev. B2 and C1 will add more confusion than we have right now.

If you have a supply that blows its +5 fuse (15 Amp pico fuse DEC Part Number 12-10929), then implement this ECO by changing D12 to an 11-11205 (5.7 volt 2% zener diode) AND MARK UP THE SCHEMATIC AND PARTS LIST TO REFLECT THE CHANGE!

P.S. The DEC Part Number for the other fuse (10 amp) is 12-10929-01.

CPL

# digital

# FIELD SERVICE TECHNICAL MANUAL

12 Bit 💢 16 Bit 🕱 18 Bit 🕱 36 Bit 🕱

Option or Designator
POWER SUPPLIES

Title	DEC POWER CONNEC		Tech Ti Numbei	PWR SUP TT-04	
Ail	Processor Applicability	Author IRVING PATON F	Rev	В	Cross Reference
х		Approval ART ZINS Date	4/1	8/73	

As of February 1, 1973, we will be shipping several newly introduced power plugs and receptacles on our equipment. The following information should be helpful to DEC field personnel when assisting customers with site preparation, procuring power connectors, and performing installation of equipment.

A chart which details each of the new electrical plugs and receptacles follows. The National Electrical Manufacturers' Association (NEMA) designation and the DEC part number are given for each applicable plug and receptacle. In the diagrams: 6 is ground, W is neutral, X is line 1, Y is line 2, and Z is line 3.

SOURCE	PLUG	RECEPTACLE	USED ON
120V 15A 1 PHASE	NEMA # 5-15P DEC # 90-08938	5-15R 12-05351	All 120V Table Top Computers. Stand- ard 120V low current distribution. 120V TU10 units. Most 120V terminal devices.
120V 30A 1 PHASE	NEMA # L5-30P DEC # 12-11193	L5-30R 12-11194	All 120V standard cabinet mounted equip- ment except: 11/45 & FDF-10 processors.
120/208-240V 20A 2 PHASE	NEMA # L14-20P DEC # 12-11045	L14-20R 12-11046	120V PDP-11/45 pro- cessor cabinet only.  Won't be used until March 1, 1973

PAGE 595	PAGE REVISION	B	PUBLICATION DATE	May, 1973	_

Title	DEC POWER CONNECTO	Tech Ti Numbe	•	
All	Processor Applicability	Author IRVING PATON	Rev A	Cross Reference
x		Approval ART ZINS	Date 4-18-73	

SOURCE	PLUG	RECEPTACLE	USED ON
120/208V 20 <sub>A</sub> 3 PHASE Y	NEMA # L21-20P DEC # 12-11209	L21-20R 12-11210	60 HZ PDP-10 pro- cessor cabinet. 60 HZ RM10 drum 60 HZ RP02/RP03
240V 15A 1 PHASE	NEMA # 6-15P DEC # 90-08853	6-15R 12-11204	All 240V table top computers. Standard low current 240V distribution Most 240V terminal devices. 240V TU10.
240V 20A 1 PHASE	NEMA # L6-20P DEC # 12-11192	(0° 4) L6-20R 12-11191	All 240V standard Cabinet mounted equipment except PDP-10 processor
240/416V 20A 3 PHASE Y	NEMA # NOT NEMA DEC # 12-09010	V G X NOT NEMA 12-11259	50 HZ PDP-10 pro- cessor. 50 HZ RMIO drum 50 HZ RP02/RP03

Ontion or Designator

digital

# FIELD SERVICE TECHNICAL MANUAL

POWFR SUPPLIES

12 Bit 🛛

16 Bit 😡 18 Bit

☑ 36 Bit ☑

ch Tip

Title	PDP-11/45 PÓWĘR F	EQUIREME	NTS.	Tech T Numbe	PWR SUP TT-05
All	Processor Applicability	Author	IRVING PATON	Rev C	Cross Reference
1 " 1	145	Approval	ART ZINS	Date 4/13/73	

There seems to be some uncertainties concerning the power requirements for the new type four blade twist-lock plug and receptacle which we are now using on the 120 volt versions of the PDP-11/45 processor cabinet .\* The following information is intended to clear up these uncertainties.

Figure 1 shows the diagrams for this plug and receptacle; it also gives the National Flectrical Manufacturers Association (NEMA) designations, the DEC numbers, and the part numbers of one of our vendors (HUEPLF). In the diagrams, G is ground, W is neutral, X is line 1 and Y is line 2.

PLUG

RECEPTACLE



NEMA # DEC # L14-20P

L14-20R

HUBBLE #

12-11045 2411 12-11046

2410

FIGURE 1.

\*For information on the 861 power controller which distributes the power from this plug, refer to: 861-A,B,C POWER CONTROLLER Maintenance Manual (DEC-00-H861A-A-D).

Title	PDP-11/45 POWER	REQUIREMENTS	Tech T	
All .	Processor Applicability	Author IRVING PATON	Rev	Cross Reference
	45	Approval ART ZINS	Date 4/13/73	

For the above mentioned use, either of two types of power systems may be used to provide power to this receptacle. One type of power system is shown in Figure 2.




FIGURE 2.

This type of power is generally referred to as split phase or two phase ( $180^{\circ}$  displaced), 120/240 V. It is a center tapped transformer with 120 V potential between the center tap and either of the other two legs. Also, a 240 V potential exists between the two outside legs of the transformer.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit X 16 Bit X 18 Bit X 36 Bit X	POWER SUPPLIES

Title	PDP11/45 POWER REG	Tech Ti Numbe		
All	Processor Applicability	Author IRV PATON	Rev B	Cross Reference
	45	Approval ART ZINS	Date 04/13/73	

Figure 3 shows the other type of power system which may be used for this receptacle.




FIGURE 3.

This type of power system is referred to as 3 phase Y  $(120^{\circ}$  displaced), 120/208V. 120V exists between neutral and any of the three other legs (X.Y, or Z), and 208V exists between any two of the outer legs of the diagram, i.e., X and Y, X and Z, or Y and Z. Although the diagram shows the X and Y connections as being the two phases used for the receptacle, in actuality, any two of the three phases shown (this includes Z) may be used.

|--|

Title	PDP-11/45 POWER REG	Tech T Numbe	PWR SUP TT-05	
All	Processor Applicability	Author IRVING PATON	Rev C	Cross Reference
~	45	Approval ART ZINS	Date 4/13/73	

Some general guidelines to follow concerning this receptacle are:

- All electrical wiring must conform with the National Electric Code (NFC).
- The ground terminal on the receptacle will normally have a green colored screw; the neutral terminal will be white or silver colored; and the "hot" terminals will be brass colored.
- 3. Under the NEC (in the U.S. only), the color coding for the neutral wire is either white or gray, and the ground wire is solid green, green with one or more yellow stripes, or bare. There are no specified colors for the "hot" wires.
- 4. Even though 208 or 240 volts is available at this receptacle, the PDP-11/45 doesn't use it; instead, it simply distributes the load as evenly as possible between the phases. However, the two phases used to supply this receptacle must be either 120° or 180° apart to assure that the neutral conductor never carries over 20 amperes of current, as this would cause the circuit breakers within these devices to trip.

CDT.

digital

12 Bit

# FIELD SERVICE TECHNICAL MANUAL

16 Bit

18 Bit 🕅 36 Bit 🕅

Option or Designator
POWER SUPPLIES

This basic supply, 54-09728, is used in the following devices: 8M, 8F, 11/05 and 11/10 (both 5 1/4 and 10 1/2 box versions), 11/35, ME11-L, and H740D (Rack mounted version of the 54-09728). Some of these devices require a minimum etch revision because the rating of the 54-09728 differs with each etch revision. Presently there are three etch revisions in the field: B, C, and D. A 54-097287A version also exists specifically for the ME11L. The ME11L needs more -15V capacity and this YA version uses the same etch rev C board. The YA designator really does not indicate a different etch revision but that the circuit schematic (CS) is different. The only difference compared to a normal circuit schematic 54-09728 etch rev C is that the YA has R19 changed to a .08 ohm from a .1 ohm. This allows more current capacity on the -15V. (The etch rev D uses a .06 ohm for R19 and has a greater capacity than the YA).

In general, an etch rev D or later regulator can be used on any device for module swap purposes. It has sufficient ratings to handle every application. The YA version can be used in any device that originally used a B, C or YA. The etch rev C can be used in any device that originally used a C. An etch rev C cannot replace a YA or D, nor can a YA replace a D. The 54-09728 is part of the H750 power supply and etch rev D or later is required in the H750 which is used on 11/05 and 11/10 (10 1/2 box version), 11/35, and the new Ball expansion box, BAllBA and BB. The following table should be helpful:

DEV	/ICE	ETCH REV ORIGINALLY SHIPPED	CAN BE REPLACED WITH
1.	8M, 8F	В	B, C, YA, D or later
2.	11/05 and 11/10 (5 1/4 inch box version)	С	C, YA, D or later
3.	MEllL	YA	YA, D or later
4.	H740D	С	C, YA, D or later
5.	H750 (See Note)	D	D or later

Note: H750 is used on 11/05 and 11/10 (10 1/2 version), 11/35, and BAllBA and BB.

PAGE 601	PAGE REVISION	ø	PUBLICATION DATE	April	1973

Title	Title Explanation of 54-09728 and 54-09728YA Regulator Etch Rev.   Tech Tip PWR SUP-TT-6   Number   Nu												
All	Proce	ssor A	pplic	cabi	lity		Author	D.	Dickhut		Rev	ø	Cross Reference
							Approval	c.	Dewey	Date	4/4/7	3	7

Domestically, the Maynard Module Repair Depot has usually been sending out nothing but YA versions, since they can be used on everything except those that require etch rev D or later. The reason for this is that it is too cumbersome to stock C and YA. Consequently some devices such as 5 1/4 inch  $11/05^{\circ}$ s may have a YA version swapped into them. Presently Branches have either rev C or YA versions in their spares kits. Eventually Logistics will distribute etch rev D versions to Branches. Then the etch rev D should be saved and used on only those devices that require it, and the rev C or YA used on those devices that originally shipped with it. 8 M's and 5 1/4 inch  $11/05^{\circ}$ s will be found with etch rev D in them because of normal product improvement. If this supply is swapped it should be replaced with an etch rev C or YA and save the Branches etch rev D spare for a device that requires it. A long term goal is to eventually phase out the rev C and YA and use nothing but etch rev D or later as replacements from the Maynard Repair Depot.

A word of caution is required. Earlier etch revs that are substituted in a device that requires an etch rev D or later may seem to work because the load may not be heavy in some cases. However over the long term, the transformer may start to overheat with serious consequences. So even if the swap seems to work, do not use this practice and swap the appropriate etch rev in the device.

Title	SHORTS ON THE 540972	8 REGULATOR	Tech Ti Number	PWR SUP TT-7
All	Processor Applicability	Author DUANE DICKHUT Re	ev 0	Cross Reference
		Approval WAYNE GRUNDY Date 6	/14/73	

There are three areas on the 54-09728 that are prone to shorting. They are as follows:

1. The two large 24000 MMF capacitors, Cland C2, are mounted directly to the etch board and are prone to having their clear insulation punctured by component leads protruding from the other side of the module. ECO 54-09728-00010 solves this problem by placing foam tape between the capacitors and the etch board so component leads no longer puncture the insulation. This ECO also prevents these two capacitors from moving in a vibration environment. This ECO applies to all etch revisions.

digital	FIELD SE	RVICE TE	Option or Designator		
uigillai	12 Bit 🔃	16 Bit 🛛 🗓	18 Bit 🗌	36 Bit 🗌	POWER SUPPLIES

Title	SHORTS ON THE 54-0972	Tech Tip PWR SUP-TT-7 Number	
All	Processor Applicability	Author DUANE DICKHUT	Rev Cross Reference
7	1 1 1 1 1 1 1	Approval WAYNE GRUNDY Date	6/14/73

2. This problem applies to all etch revision C and some etch revision D regulators. Late etch Rev D and all etch Rev E regulators have plated-thru holes that solve this problem. Because of no plated thru holes, the two #10 screws that hold the 6000 MF +5V capacitor C7 to the module also must carry the full load current. This connection has been poor on the capacitor side of the board where the "+" terminal of C7 touches the etch. To improve this connection, remove the two # 10 x 1/4 screws and use two # 10 x 5/16 screws, such as part number 90-06070-1. This extra length is needed in order to ensure sufficient thread contact with the capacitor. Use the existing #10 internal tooth lockwasher under the head of the screw and also add another #10 internal tooth lockwasher (part number 90-06635) between the "+" and "GND" terminals of C7 and the etch board. This extra washer between each terminal and the etch board will improve the electrical connection. Otherwise a high resistance connection develops and the surrounding etch and board turns brown.

The 3000 MF capacitor, C14, which is next to C7, sits on the -15V. The two # 10 x 1/4 screws that hold it to the board should also be replaced with the longer # 10 x 5/16 screws. This will ensure that any vibration will not loosen the screws. Do not add the additional internal tooth lockwashers to the termonals of C14 as there is not enough clearance to adjacent etch.

3. This problem applies only to etch revision C regulators. The terminal closest to C7 of choke L1 (This is the +5V choke, part no. 16-10717) has a hex nut on it between the choke and the etch board. Due to board tolerances, the hex nut can short to the adjacent etch run. To solve this problem, remove L1 from the board. It is held to the board by two kepnuts on the discrete component side. Locate the etch running from the positive end of C5 (39mFd) that passes too close to the nut, and remove the etch from the board. Replace the etch with a length of insulated wire running on the component side from C5 to the cathode of D9.

# COMPANY CONFIDENTIAL

PAGE 603 PAGE REVISION A PUBLICATION DATE June, 1973

Title	SHORTS ON THE 54-09	728 REGULATOR	Tech Tip Number PWR SUP-TT-7
AH .	Processor Applicability	Author DUANE DICKHUT Rev	A Cross Reference
		ApprovalWAYNE GRUNDY Date 6/14	/73

3. Remount L1, and check that all screws and nuts holding chokes, capacitors and transistors to the board are tightened securely. (16 inch pounds is the spec.) Do not overtighten, some capacitor screws will strip at 22 inch pounds, and the choke studs will break at about 25 inch pounds.

Title	54-09728 TRANSFOR	ER VARIATIONS BETWEEN 8/M	Tech Tip Number PWR SUP-TT-8
All	Processor Applicability	Author DUANE DICKHUT Rev	0 Cross Reference
		Approval WAYNE GRUNDY Date 6/18	1/73

The AC line transformer used in conjunction with the 54-09728 regulator has two variations; part number 1610601-2 is used on PDP-8/M, and part number 1610601-1 is used on PDP-11/05 and MEIL-1. The difference between the two is the direction of the screws that hold the laminations together. The 8/M transformer has the screw heads on the same side that the leads exit from. The 11/05 transformer has the screw heads on the opposite side from the leads. It is recommended that these screws not be removed and turned around for interchangibility between the 8/M and 11/05; use the correct version for replacement. For 11/05 and MEIL, the 1610601-1 transformer is stocked with connectors already attached to the leads. This transformer assembly is part number 70-08726, is stocked in Maynard, and will save you time when replacing it.

Some transformers of each variation are potted and others are not. This is simply a difference in the way each vendor manufacturers the transformer; the potted and unpotted type are identical.

36 Bit 1

d	i	g	i	ŧ	а	
		-				

# FIELD SERVICE TECHNICAL MANUAL

12 Bit 🔣 16 Bit 🗶 18 Bit 🗶

Option or Designator

Title	H721 POWER SUPPLIES		Tech Ti Number	
All	Processor Applicability	Author W. Freeman	Rev <sub>Ø</sub>	Cross Reference
	8   11   15	Approval W F Cummins D	Date 11/14/73	

### H721 POWER SUPPLIES

The 110 VAC 4A available on TB2-3 & 4,5 & 6 are auto tap outputs, and they should not be used to supply power to grounded devices. If the input for the H721 is 220 VAC, TB 2-3 (110 VAC) output is taken from the "source" side of the AC input and may be 220V above a real earth ground. Refer to ECO #H721-00004 for correction.

Title	tle PDP8E/UL INFORMATION Tech Tip Number TT#10						•		
All	Proc	essor Ap	plicab	oility	Author	W.Freeman	Rev	ø	Cross Reference
	8E	1 1			Approval	W.E.Cummins	Date 11/1	4/73	

Our PDP-8e power supplies are now UL approved. Field conversion of power supplies 110/240 would nullify UL approval. It is therefore recommended that field conversion be avoided.

Titl	Tech Tip Number PWR.S					
All	Processor Applicability	Author J. Blundell	Rev 0	Cross Reference		
1	8M 8F	Approval F. Purcell D	ate 1-14-74	54-9728		

This Tech Tip is issued for cross reference purposes.

Title	54-9728 - NOTES ON RE	ip r PWR SUP-TT-12		
All	Processor Applicability	Author J. Blundell	·Rev <sub>0</sub>	Cross Reference
	8 11	Approval Jim Bray	Date 7/9/74	PDP8M-TT-10

A number of failure mechanisms have been noted on the 54-9728 Regulator Board used on the PDP8M, 8F, 11/05, 11/10, 11/35, ||740 and H750 Power Supplies. These notes summarize the failures and indicate which ECO's or FCO's resolve the problems.

## 1) 24,000 MFD Input Filter Caps. (The Big Ones)

a) Any capacitor with a grey vinyl coating should be replaced. It is probably over full of electrolyte, and is liable to leak. Capacitors with clear coatings or blue coatings are allright.

PAGE 605	PAGE REVISION A	PUBLICATION DATE July 1974

Title	54-9728 - NOTES ON R	ECENT ECO'S (CONT.)	Tech T Numbe	
All	Processor Applicability	Author J. Blundell	Rev <sub>0</sub>	Cross Reference
	8 11	Approval Jim Bray	Date 7/9/74	PDP8M-TT-10

b) The coating on the capacitor may be punctured by component leads or solder spikes. ECO#10 adds stand offs between the capacitor and the board and between the bracket and the board.

Parts 10-10702 Capacitor 2 per board 90-9087-1 Tape 4 inches required per board 90-9283 Spacer 2 per board

### 2) Heat Sinks

The earliest heat sinks used were golden colored. They were not insulated, and were only used on etch Rev B boards. Etch Rev B boards should be scrapped, they are no longer supported.

Starting with etch Rev C, a black heat sink was used. The black coating (which looks rather the color of pencil lead) is a very tough non electrically conductive film, and is all that is used to isolate the power transistors and diodes from the heat sink. NO MICA WASHERS ARE REQUIRED. Unfortunately, a number of inferior heat sinks have entered the system since September 1973. They may be recognized in two ways. The coating is a very smooth matte black (like lampblack) and the various holes through the heat sink have square edges (ie no countersinking or bevelling). These heat sinks, and these heat sinks only, require insulating washers under all the power transistors and diodes.

## 3) Q7 and Q23 (Little Green Power Transistors)

The collector connection for these transistors is made through the screw that mechanically fastens them to the heat sink. We now recognize that with certain combinations of time, temperature and pressure the GlO epoxy material of the board itself can be squashed, resulting in screw connections loosing torque and becomine loose. In an effort to make it easier to re-torque the screws for 07 and 023  $\rm ECO^{\#}12$  replaced the nut with a length of threaded spacer. The idea was too good, it became possible for so much torque to be applied that the transistor itself became physically damaged.  $\rm ECO^{\#}19$  removed the threaded spacer and long screw, and returned the board to the way it was.

On a working supply in the Field the best course of action is not to touch this area. If the supply has spacers, let them be. Never retorque these screws by turning on the spacer. Always do it from below, using a small philips screwdriver and holding the spacer (or the nut) in your fingers. Ideal torque for these #4 screws is seven inch pounds, and its almost impossible to get more than this using the small screwdriver/fingers technique.

Depots should examine the power transistors for distortion of the transistor mounting tab, or any sign of a fracture between the tab and the green plastic.

If either transistor shows signs of damage both should be replaced, and the spacers also replaced with nuts.

PAGE 606

36 Bit

# FIELD SERVICE TECHNICAL MANUAL

12 Bit 😠 16 Bit 😠 18 Bit 🔽

Option or Designator BOWER SUPPLIES

Tech Tip Title 54-9728 - NOTES ON RECENT ECO's (CONT.) Number PWR SUP-TT-12 Processor Applicability Cross Reference Author Rev J. Blundell ΑII 111 Date 7/9/74 Approval Jim Bray PDP8M-TT-10

Parts Required

90-06013-1 90-06557

#4-40 X %" Screw Kep-Nut Ouantity 2 Quantity 2

If Q7 (or Q23 fails,) it will almost certainly take the following components with it.

13-00229

15-10706 (15-10705)

100 Ohm %W Resistor XA55 (XA05) Transistor Quantity 1 Quantity 2 probably

### ECO#12

ECO#12 is of major importance, and adds components to prevent the single most significant failure seen on the earliest(etch Rev C and some D) boards.

The problem is the time/temperature/pressure related relaxation of the board material in the area of the +5 volt choke and output capacitor mounting studs/screws.

To ensure a good electrical connection the torque of these screws and nuts must be more than about seven inch pounds. At less than six there is a definite increase in electrical resistance, more heat is generated, and the board will relax more, starting a positive feedback loop that terminates with either a burnt board or a blown fuse (because the crowbar fires).

ECO 12 adds two "THERMAL STRAPS" that do two jobs. Primarily they dissapate any heat generated at the junction, and as a secondary function they spread the tension of the screws over a larger area of the board surface. Other benefits include protection of the etch from damage by the lockwashers and the additional parallel electrical path for the current.

The straps should be added to all boards, since without them there is a definite chance of a loose connection developing in time and either discoloring the board or blowing the fuse.

### Parts

55-10892-1 Thermal Strap #1 Quantity 0 (1) Quantity 1 55-10891-1 Thermal Strap #2 90-06658 Flat Washer Ouantity 10

The flat washers are added under the heads of the screws securing the power transistors and diodes, again to spread the load and reduce the amount of board relaxation.

Note: that it may not be possible to install them all. Because (depending on the way the board was cut during manufacture) some of them may short to mounting tabs on the chassis, or to the chassis itself via the etched letters G or U of "Regulator Board" under Q22.

PAGE 607

Title	54-9728	ip r PWR-SUP-TT-12			
All	Processo	or Applicability	Author J. Blundell	Rev 0	Cross Reference
	8 11		Approval Jim Bray	Date 7/9/74	PDP8M-TT-10

Thermal strap  $\sharp 1$  interfered with chassis metalwork when trying to mount the 54-9728 in the H750 chassis. The first attempt at obtaining compatibility was ECO 74-09723-002 which reworked the chassis to reposition the mounting lug. The procedure used was impractical for field retrofit, andECO 74-09723-003 cancelled the previous one, while ECO 55-10892-002 obsoleted the old thermal strap and generated a new one called the 55-11105-1. ECO 54-09728-0020 orders this new strap to be used on the regulator

Note that there is no reason why the old #1 strap (55-10892) should not be used on the field to update 8M and 11/05 (and similar) processors. The only time the 55-1105 is absolutely necessary is in an unmodified H750 chassis. Production and the depots will use 55-1105's as soon as they are available, but the 55-10892 will continue to be used for some time until the new strap is readily available.

### ECO's 13,17,17A,17B,18 and 18A

The net effect of these changes is to define C16, the +15 volt output capacitor, as being preferably a 100 mfd 25 volt working aluminum electrolytic, with an acceptable second choice substitute being a 22 mfd 35 volt tantalum capacitor. The one component definitely not desired is the 100 mfd 20 volt tantalum added as part of ECO#13. Note that ECO 13 applies only to etch Rev E boards, and can be recognized by the resistor/capacitor combination (the capacitor is a ceramic disk type, and will only be present if ECO 13 has been installed) mounted in place of R56. R56 is located near the heat sink end lug of the +5 volt choke between the two one microfarad capacitors.

# Policy on Field Retrofit of ECO's.

In general the preferred North American method of ECO installation on the 54-9728 is by cycling the board back through the depot. One major reason for this is that only the depot has the test equipment needed to properly checkout the board after electrical rework. It is difficult to measure current limit points, crowbar trip voltage, AC/DC lo time relationship, efficiency, and other parameters that are not directly output voltage related on the field.

The only exceptions to this policy have concerned the mechanical changes (ECO's 10 and 12), which are to be field installed where possible, certainly in contract systems. (Warranty systems at this time will have had these changes installed by production).

The field retrofit instructions for ECO#12 have been expanded to cover many of the points that should be considered when working around this board, and a study of them will be of benefit to anyone who may need to work in the power distribution area of products using the 54-9728.

PAGE 608

	BAI		F	IELC	S	ERVICE	TE	CHNIC	AL	MANUAL	0	ption or Designator
d i g	i t a		1	2 Bit	$\mathbf{x}$	16 Bit	(x)	18 Bit	$\mathbf{x}$	36 Bit χ		R405 to RF08
Title Number of the Name Charles No.										Tech T	ip er R405-TT-1	
	LECTION Proce							ph Boel		Rev	0	Cross Reference
Ali X	1 1	-								Date 9/18	/74	M405-TT-2

This Tech Tip is issued for cross reference purposes only.

Th	is Tech Tip is issued	for cross reference purposes	
Title	RF08 OPERATION ON PE		Tech Tip Number RF08-TT-1
	Processor Applicability	Author W. Freeman	PLEMENTAL CTION
All	81	Approval W. Cummins Date 7-3	1-72 TAKEN - RF06 019 \$ 029
	after the installation evident, the installation problem.	n of RF08 ECO 0019. If this in of RF08 ECO 0029 will define of RF08 ECO 0029 will define the control of RF08 ECO 0029 w	problem is  ECH TIP
Title	HARDWARE PROBLEMS EX	ISTING WITH RF08 and RS08 C	Number EF08-TT-2
ΆΙΙ	Processor Applicability	Author C. Cline Rev C	Cross Reference
All		Approval W. Cummins Date	

In the near future ECO's will be issued to correct the following list of problems:

- When doing a cross disk transfer, address zero on track zero of the extended disk is not accessed and all data is placed in its proper address plus one. However, if the beginning of the transfer is at zero on track zero of the extended disk, the transfer is normal.
- When doing a write with WLS Ø set as the EMA increments from 7 to 10. 17 to 20, 37 to 40, a spike is generated on the interrupt line causing an undefined interrupt.
- 3) When deselecting and then reselecting an extended disk unit within 150 us, a false PCA signal is generated. If an LMAP occurs during this time after reselection of the extended disk, the 256 us delay is inhibited and DRE is immediately set. This problem can be exhibited by running Random Track Address Test on an extended disk.
- 4) Problems with motor stopping long after installation caused by Rl of the motor control: Rl is passing current as long as the motor is running; therefore, developing excessive heat leading to an eventual breakdown.

Carl Cline/January 1971

SUPPLEMENTAL ACTION TAKEN

PAGE 609 PAGE REVISION PUBLICATION DATE

Title RF08 SYNC ADJUSTMENT						Tech Ti	ip RF08-TT-3
All Processor Applicability	Author	c.	Cline		Rev	0	Cross Reference
81	Approval	W.	Cummins	Date	7-3	1-72	

Problem: During address test of disk data, the first 17 addresses may generate errors. The errors are due to photo sync and LDMP not occurring at the same time. This forces the disk control to wait 16 words rather than setting DRE immediately. The present solution is to adjust photo sync to 110 microseconds.


This problem is more apparent on PDP-12 and may have to be adjusted

All Processor Applicability Author C. Cline Rev 0 Cross Reference   BE   81   81   Approval W. Cummins Date	Title	ACOS (DISK)				Tech Tip	P RF08-TT-4
8E 8I 8L Approval W. Cummins Date	All	Processor Applicability	Author	C. Cline		n l	
The quality of a disk surface can be altered by		1 - 1 - 2		W. Cummins	Date	Ť	

The quality of a disk surface can be altered by a build up of dirt or by handling of the entire eisk assembly. This condition can be detected in time to save the surface from eventual destruction and long down times.

The detection of dirt can generally be confirmed with the use of a scope. The following method should be used:

- A) Sync scope "on line".
- Set time/cent. to 5 ms. B)
- C) Set volts/cent. to .2V (using X10 probe). Place probe on RS08 location A02, pin T. D)
- Εĺ
- One of the following sketches should be observed.



- The first sketch indicates a good surface, only minor dips will be observed in a revolution.
- The second sketch indicates that the surface is dirty and has started scoring the surface. The display on the scope will have sharp jagged decreases in amplitude. Where a good surface will have a minor and more gentle decrease and increase.
- H) This procedure should be repeated on all timing tracks (three) and on randomly selected data tracks. Page 610

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator RF08
	12 Bit 🔼 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	

Title	RF08 (Disk) (Continue	ed)	Tech T Numbe	
All	Processor Applicability	Author C. Cline	Rev 0	Cross Reference
~	8E 81 8L	Approval W. Cummins	Date 7-31-72	

This method will give you the general condition of the surface, however, if the diagnostic still gives error on a specific track and address this problem should be confirmed before replacing disk. Only a minor adjustment may be required to correct the problem.

In order to look at one word on my data track use the following method:

- A) Load Disk Data
- B) Load Address 201
- C) Start desired track in SR
  Continue desired address in SR
  Continue desired data in SR
  Continue desired data in SR
  Continue desired data in SR (usually all ones)
  Continue 7001 in SR
  - This will read and write in the desired location.
- D) Halt Program Load 200 Start 7201
  - This will read only the location selected previously; it may be necessary to put SR bit 3 to inhibit errors.
- E) Now with channel one, sync on ADC negative location B21 pin N in RF08.
- F) With channel two, and scope on alternate look at output of data amp in RSO8 location A12T.
- G) You will now observe the data being retrieved for the desired word.
- H) If the decrease in amplitude is not catastrophic you may adjust it until there is a sliced output. (RSO8 B12D and E)

If PM's are performed on equipment, it is a good idea to monitor any change in track amplitude from the previous PM.

Title	RF08 TIMING TRACK WRI	TER	Tech T Numbe	
All	Processor Applicability	Author W. Kochman	n. Rev ()	Cross Reference
	8 8E 8I 8L	Approval W. Cummin	Date 7-31-72	

New RF08 TTWs have a coarse adjustment pot instead of the 50 - 60 cycle switch. To use the new pot:

- 1) Find the middle position on the fine adjustment pot.
- 2) Press write and examine gap area.
- Adjust the coarse adjustment pot while performing step 2 until the gap area is approximately 2 msec.
- Adjust the fine adjustment pot while performing step 2 until the gap area is 500 - 550 usec.

Title	NOTES ON RF08 TUNIN	G PROCED	URE				Tech Ti Numbe	ip r RF08-TT-6
All	Processor Applicability	Author	W.	Freeman		Rev	0	Cross Reference
7"		Approval	W.	Cummins	Date	7-3	1-72	

Use RFO8 Disk Data Maindec 08-D5EA. When random errors occur on one or two tracks, it is better to run the data patterns on a selected track rather than run the entite 40-minute test. This may be done by loading address 0201 and starting with the switch register set to the desired track; now load address 0200 and start with 6000 in the switch register. The program will exercise the selected track with all data patterns and then jump to the incremental word count test (random data) exercise all tracks randomly, then return to the selected test track.

The selection of a specific track for testing makes adjustment procedures more efficient because the program can loop through the complete test in a few minutes. The effect of a slice control or amplifier adjustment can be observed very quickly, especially on the single track, but also on the other tracks as well.

Title	ОНМ	METER	TEST	ring	OF	DISK	HEA	S IN F	RF/RS08-D	F32	Tech Ti Numbe	P RF08-TT-7
All	Pro	uessor A	pplicab			Author	w.	Freema		Rev	0	Cross Reference
						Approva	at W.	Cummir	ns Date	7-	31-72	DF32-TT-7

d	į	g	İ	ţ	а	

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit

Option or Designator RF08

Title	G285/G286 REVISIONS	FOR USE IN RS08	Tech T Numbe	
All	Processor Applicability	Author Steve Gradie	Rev 0	Cross Reference
	81	Approval W. Cummins	Date 7-31-72	

18 Bit 🗍

36 Bit

PUBLICATION DATE July 1972

Early revision G285's and G286's must be modified for proper operation in an RSO8. The components shown on the component-side view drawings below must be the values and part numbers as indicated. Either module, so modified, will function properly in a DF32 or DS32.


These changes will bring the G285 to circuit revision A level as specified in ECO G285-00001 and the G286 to circuit revision B level as specified in ECO G286-00001. It should be noted that the revision level printed on the board is the "etch" revision level and differs from the "circuit schematic" revision level.

Steve Gradie June 1969

PAGE

613

12 Bit 🔼



PAGE REVISION

Title	AC	PO	WER	то	RF	08/	RSO:	8					Tech Ti Numbe	P RF08-TT-9
All		Proc	essor	App	olicab	oility		Author	в.	Freeman		Rev	0	Cross Reference
	81							Approval	w.	Cummins	Date	7-:	31-72	

It is imperative that the AC power supplied to the RFØ8/RSØ8 be connected in proper phase relationship. Improper phasing or lack of a high quality ground can cause random, unexplainable errors in the processing of disk data. Refer to "AC" Power Specifications for Computer Installation" for an explanation of proper AC power wiring. Check with a scope for a signal on the white AC lead at the RSØ8 control; there should be none. A check at the RSØ8 motor fuse terminal should produce a 60-cycle sine wave. If these indications are reversed, it is an indication of phase reversal which must be corrected.

									p , RF08-TT-10				
All	Processor Applicability				Author	W.	Moroney		Rev	0	Cross Reference		
1	81						Approval	w.	Cummins	Date	7-3	1-72	

The following slots in the RF08 were designed for B163 modules initially:

A23, A24, B3, B4, B7, B8, B25, B26, D7, D8; ECO RF08-00005 specifies that S123's should be installed instead. This is not a field retrofit ECO. The B163's will operate just as satisfactorily as the S123's.

Title	RF08 Disk Data		Tech Tip Number RF08-TT-11
All	Processor Applicability	Author L. Beversdorfer Rev	Cross Reference
L	81	Approval Date	81 /72

Problem: RF08 disk data does not verify that IOT 6603 (DMAR) clears the AC.

Correction: Make the following changes to 08-D5EB.

Location	Change to	Symbolic
3174	7440	SZA
3175	7402	<i>HLT/ERROR</i>
3176	7200	CLA
3177	5756	JMP I READ

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🔀 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	14.00

Title	RF08 TIMING TRACK W	Tech Tip Number RF08-TT-12	
All	Processor Applicability	Author Bill Kochman Rev	O Cross Reference
	8 8E 8I 8L	Approval Frank Purcell Date 07/	31/72

New RF08 TTW's have a coarse adjustment pot instead of the 50-60 cycle switch. To use the new pot:

- 1. Find the middle position on the fine adjustment pot.
- 2. Press WRITE and examine gap area.
- Adjust the course adjustment pot while performing Step 2 until the gap area is approximately 2 msec.
- 4. Adjust the fine adjustment pot while performing Step 2 until the gap area is 500-550 usec.

Title	RF08, Ringing on	BMB Lines	Tech Ti Number	
All	Processor Applicability	Author Crouch/Cline	Rev <sub>0</sub>	Cross Reference
8'5		Approval Frank Purcell Date	07/31/72	

Excessive ringing on BMB lines may be encountered on systems with long I/O bus. The effect of this ringing will cause data bits to set the S206's in the "Memory Buffer Hold Register". In order to cure this problem, it is necessary to install two G795's, cable terminator cards, at the end of the BMB lines. These cards should be installed when above symptoms are observed.

Title	Number									
All	Processor Applicability				oility		Author	Rev		Cross Reference
×	1		Approval H. Long	Date 08.1	7.72					

If ECO #RF08-00022 is installed without ECO#00024, system crashes may occur. Disk Data does not readily point to any selection problems, wherein a whole track of data may be enitrely incorrect. Failure frequency is about 2 per hour.


Solution: Install these ECO's simultaneously.

Title	Number Number								
All	Processor Applicability	Author	Rev 0	Cross Reference					
8's ]	L2	Approval H. Long	Date 8.17.72						

When adjusting PCA on an RF08 which is attached to a PDP-12 the following considerations must be complied with:

- 1. PCA duration is to be 120-130 microseconds.
- The leading edge of PCA must fall midway between the last TAP in the Special Address area and the single TAP in the head switching gap.

SEE FIGURE 1



digital		FIELD SI	ERVICE TECHI	NICAL MANUA	L o	ption or Designator
91	gutal	12 Bit X	16 Bit   18	Bit 36 Bit [	<u> </u>	RF08
Title	"INCR MB"	Tech T Numbe				
All	Processor A	pplicability	Author	Rev	0	Cross Reference
			Approval H. Lor	Date <sub>09/1</sub>	4 72	

INCR MB" being loaded down, check that the 3V clamp in the RFO8 is removed.

Signal Name From Τo Delete -3V Clamp C08V C125

/mt

Title	Run-away with INT pa	Tech T Numbe		
All	Processor Applicability	Author Ralph Sliney	Rev 0	Cross Reference
X		Approval A. Shimer	Date 9/27/73	

When doing a disk write "6605" instruction, followed by a linc tape instruction, before disk transfer is complete, should no tapes be selected the processor is locked in "INT PAUSE" and a "DOL" is sensed by disk. Since there is no way of clearing "DRE" in this case, the disk will continue to write until "NXD" sets. The data written on the disk will be the same work.

This can be corrected by adding the "DRL" signal to the clear side of "DRE"

add Dl4N - Dl4P

D14P - A15F D14R - A21F

A21F clear side IOC

## **COMPANY CONFIDENTIAL**


PAGE PAGE REVISION 617 PUBLICATION DATE 1974

Title	RF08 HEAD CABLE			Tech Tip Number	
All	Processor Applicability	Author Dave Grainger	Rev	0	Cross Reference
1	8 81 81 8E .	Approval Bill Freeman D	Date 12/05	/73	

Below is a chart which allows the serviceman to fix the position of a defective head or cable. The part number of the cables are also given.

25 Grams = Inside Heads

31 Grams = Outside Heads



digital	
---------	--

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🔽 16 Bit 🔲 18 Bit 🗍 36 Bit RK01

Title	240V	мот	ORS								Tech T Numbe	ip r RK01-TT-1
All	Pro	cesso	r Apı	olicat	oility	Author	R.	Boehm		Rev	n	Cross Reference
	8	ł				Approval	D.	Staupe	Date	3-2	7-74	

The color coding on some of the 240V Replacement Spindle Drive Motors may be reversed. This can be quickly verified by checking the rotation of the spindle. If the direction of rotation is clockwise, reverse the vellow and red wires on the motor. The correct rotation should be counter clockwise.

Title	RK01 DRIVE M	OTOR REP	LACEMENT		Tech Ti Numbe	
All	Processor Appl	icability	Author M. Done	eski Rev	0	Cross Reference
	8		Approval R. Boe	hm Date 5/6/	74	

The following procedure is for removal of the RKO1 Disk Drive motor and related parts. Some considerations before starting the job: If you order a new motor be sure that you also order a new Motor Start Capacitor, a new Pulley with screws, a new Drive Belt, and a new Mounting Plate. The reason for ordering these new parts is because the vendor has changed the motor they are supplying:

Old Style = 1800 RPM New Style = 3600 RPM

A new motor will not work with old Start Capacitor or Pulley (too fast).

DEC PART NO.	PERTEC PART NO.
29-20160 Motor	519-0003
29-20161 Mounting Plate	105325-02
29-20162 T Belt	610-0015
29-20163 Pulley	106064-01
29-20164 Capacitor	140-5050

- Remove the RK01 from the cabinet; set it on a work bench.
- 2. Remove the Left Side Shroud.
- 3. Remove Drive Belt.
- Loosen and remove Pulley from the motor shaft.
- Loosen and remove four (4) screws holding the motor to the motor mounting plate.
- Pull Motor up from cavity and lay it on the Disk Deck, remembering that the power wires are still connected.
- Before preforming the next step, cautions are in order. DO THIS STEP VERY CAREFULLY: Loosen and remove the three (3) screws holding the Motor Mounting Plate. This Plate is held under spring tension. If it snaps out, it may break wires or TB4. Remove plate.
- 8. Disconnect Motor Wires at Terminal TB4, noting which wires are connected to which Terminal Post.

Title	RK0	p r RK01-TT-2								
All	Title RK01 DRIVE MOTOR REPLA						Author M. Doneski	Rev	0	Cross Reference
~"	8		1		1		Approval R. Boehm	Date 5/6/	74	

 Remove Motor Starting Capacitor. Note: THIS STEP NEED ONLY BE PERFORMED IF A NEW MOTOR (3600 RPM) WAS SHIPPED TO YOU.

#### NOW START REBUILDING THE DRIVE

- Install new Motor Starting Capacitor (Ref. Step #9). Clamp capacitor, and replace both wires.
- Install new Motor Mounting Plate, connect Tension Spring, and mount plate with three (3) screws.
- 12. Install new Drive Motor: land new motor in cavity. If it is a 3600 RPM Drive Motor, you may need "10-24" screws to mount it to the Mounting Plate. If it is a 1800 RPM Drive Motor, you will need "10-32" screws. Replace Ground Wire removed in Step #5.
- 13. Hook up the Motor Wires to the Terminal TB4:
  Yellow and White Wire TB4-4
  Green and White Wire TB4-2
  Red and White Wire TB4-2
- 14. Install Motor Shaft Pulley. Note: If you have a new 3600 RPM Motor, you will need a new Pulley which is 1/2 the size of the pulley used with the 1800 RPM Motor.

Blue and White Wire - TB4-2

Because of these changes, you will have to pay strict attention to the new Motor to find out if it is an 1800 RPM Motor or a 3600 RPM Motor and also check the pulley.

- Install the new Drive Belt. Adjust it by moving the Motor Mounting Plate to get the proper tension. NOTE: THE BELT SHOULD BE FIRM BUT NOT TOO TIGHT.
- 16. Replace the Left Side Shroud.
- 17. Replace the drive in the cabinet.

CPT.


		CF L
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit X 18 Bit 36 Bit	rkø5

Title	+5 VOLT REGULATOR 5	409503		Tech Ti Numbe	ip r RKØ5-TT-1
All	Processor Applicability	Author J. WALSH/A. MUIR	Rev	0	Cross Reference
	8 11	Approval HAROLD LONG Date	9/12,	/72	

The +5 volt regulator 5409503 which is used in both the RKØ5 and RC11/RS64 has a partially installed ECO. For some reason, in a few units, some difficulty has been experienced which results in the triggering of the crowbar. If the crowbar triggers and system power is not removed the heat dissipated by the S.C.R. is sufficient to damage the regulator board. ECO 5409503-04 was written to correct this problem. However, due to material non-availability the ECO was never implemented fully. ECO 5409503-05 is a field retrofit to correct this deficiency. This ECO will be distributed immediately at the regional level and as soon as possible to all field offices.

Title	IMPROPERLY WIRED	SECTOR TRANSDUCERS	Tech Tip Number RKØ5-TT-2
All	Processor Applicability	Author J. WALSH/A. MUIR Rev	Cross Reference
	8   11	Approval HAROLD LONG Date 9/1	2/72

A number of improperly wired sector transducers were produced some time ago. We feel that our logistics system has been purged of these defective parts, however, as a precautionary measure, this tech tip is being issued. Below, both types of transducers are illustrated. Should replacement become necessary, it is suggested that a visual inspection be made. Improperly wired transducers should be disposed of and replacement ordered from Maynard or respective regional stockrooms.



PAGE 621 PAGE REVISION PUBLICATION DATE SEPTEMBER, 1972

Title	RKØ5 MAINTENANCE M	ANUAL CORRECTIONS	Number	Ø5-TT-3
All	Processor Applicability	Author J. WALSH/A. MUIR Rev	Cro	ss Reference
^"	8 111	Approval HAROLD LONG Date		

#### RKØ5 MAINTENANCE MANUAL CORRECTIONS

# Ch. 2 Sec. 2.1: Step 6 makes reference to 3 rubber shockmount cushions. These shock mounts are presently not being employed. A restraint bracket is being developed and will be used when it is available. Presently there is nothing in this area to be removed.

Step 7 should state that the shipping bracket will be turned  $180^{\circ}$ rather than being completely removed.

Sec. 2.2 Step 4 - see correction to Sec 2.1 step 6.

Chapter 5, section 5:3.2.6 in Step 21 should be looking A7 A5Ml.

section 5.3.3.3 in Step 4, pins A8M2 and A7M2 are called out for head selection. The should be B8M2 and B7M2 respectively.

Step 10 calls for a + 10% margin. This spec has been widened to ± 25%.

Section 5.3.4.3 Step 7 calls for 30 usec average. This spec has been changed to 70 uses + 10 usec average. Just as in the RK05, attempt to split the difference between upper and lower head when performing this adjustment.

Section 5.3.2.6 Step 22. The sweep speed should be 10 MS/DIV. Page 5- 14 figure 5-10 the sweep speed should be 10 MS/DIV.

Tech Tip Title HEAD OSCILLATION PROBLEM RKØ5-TT-4 Number Cross Reference Processor Applicability Rev Author J. WALSH/A. MUIR

Date

The composition of the duck bill used on the RK05 was changed. Should this new duck bill be installed on an early model RK05, a head oscillation problem may be encountered to correct this problem. See ECO H743-0001.

Approval HAROLD LONG

COMPANY CONFIDENTIAL

All

1		_	_	_	_	
ı	d i	g	П	0	a	
1		_	_	_	_	_

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 16 Bit 🔯 18 Rit 36 Rit Option or Designator RK05

Title	RK05	POWE	R S	UPP:	LY :	REM	OVAL					Tech Ti Numbe	p r RK05-TT-5
All	Processor Applicability							J.	Walsh/A.	Muir	Rev	0	Cross Reference
							Approval	н.	Long	Date	09/	13/72	

When removing the RK05 power supply and assembly some difficulty may be encountered. The reasons for this is the close tolerances between the power supply package, base plate assembly and chassis. To facilitate removal loosen the two (2) captive screws which hold the front most (+15 volt) regulator in place and remove it. There should now be enough room to maneuver the H742 supply free.

Title	POSSIBLE MISCONNECTI	ON OF NO	ISE	CLIPPER		Tech Tip Number	RK05-TT-6
All .	Processor Applicability	Author	J.	Walsh	Rev	0	Cross Reference
	8 11	Approval	н.	Long	Date 1/4/	73	

An error in the DEC Pack Print RK05-0-1, chassis wiring, has resulted in a number of units being shipped to the field with the GE 130V MOV incorrectly connected.

The schematic has been corrected via ECO. To insure that drives which you are supporting have this MOV in correctly, make the following check:

- (1) Extend drive fully on sides
- (2) Remove the bottom panels
- (3) Look behind the spindle motor
- (4) If the red body of the GE MOV is parallel to the
  - front panel, it is incorrectly connected
- (5) If the red body is parallel to the side panel, it is connected correctly.

The incorrect connection across the RK05 spindle motor starting relay is from terminal 3 to terminal 4. The connection should be from terminal 2 to terminal 4.

Title		RK11	-c i	AC I	LOW	DC	LOW					Tech Ti Numbe	
All		Processor Applicability				Author	Al	Muir		Rev	0	Cross Reference	
ļ	8	111		1			Approval	Jim	Walsh	Date	01/	04/73	

Unibus AC LO and DC LO are separate signals peculiar to PDP-11 operation and are not to be confused with RK11C DR BUS AC LO and DC LO. These signals cannot be tied together, the result if this occurs, is PDP-11 power fail will not work.

A popular production wiring error is to connect these signals together at the power end panels. The correct wiring sequence is:

Unibus AC LO: From H720E at the bottom of the cabinet to AC LO connector on

bottom power end plate.

Unibus DC LO: From H720E at the bottom of the

cabinet to DC LO connector on bottom power end plate.

Disk Bus AC LO: From nearest H734 to AC LO connector top power end plate.

Disk Bus DC LO: From nearest H734 to DC LO connector top power end plate.

If the system has only RK05 disk drives there are no H734 supplies and therefore, no connections to the top end plate. These signals are then prowided through the disk bus cable and RK11-C ECO #.00008 must be installed in the RK11-C logic.

1							Tech Ti Number						
r	All		Processo	r App	olical	oility	Author	J.	. Walsh		Rev	0	Cross Reference
	`"	8	111	1		1	Approval	н.	Long	Date	01,	/04/73	

The RRO5 head designations "up" and "down" are derived from IBM designations used in their moving head disk memories. When the air bearing is oriented upward, the term "up" is employed and when the air bearing is oriented downward, the term "down" is used. These designations are used throughout the moving-head disk industry.


Care should be exercised when encountering these terms, for the "up" head is the head which reads from the lower surface of the disk, i.e., the head which occupies the lower position in the carriage assembly. The "down" head is the head which reads from the upper surface of the disk, i.e., the head which occupies the upper position in the carriage assembly.

When ordering RK05 heads, use the following part numbers:

Upper head ("down" head) 30-10863-2 Lower Head ("up" head) 30-10863-1



Title	HEAD IDENTIFICATION	(Continued)		Tech Ti Number	P RK05-TT-8
All	Processor Applicability	Author Jim	Walsh	Rev A	Cross Reference
1 1	8   11	Approval Hard	old Long Date	06/04/73	




Note: No disk malfunction will occur if the head cables are reversed. (Indeed reversing them can be a useful troubleshooting aid) but any unit with reversed cables will produce discs that are not program compatible with other RK05 disk units, since the data is on the opposite side of the disk from where it is expected. Check for correct head wiring at installation time:

Title	RK05 HEADS		Tech Ti Numbe	
All .	Processor Applicability	Author Jim Walsh	Rev <sub>0</sub>	Cross Reference
	8 11	Approval Harold Long	Date 01/04/73	

An ECO to the carriage assembly and one to the tailpiece of the R/W heads involved the machining of the flat surface where the head rests on the tang of the carriage. The new REV head will fit in the old REV carriage assemblies. Caution should be exercised however to insure that the pad of the head is on a plane which is parallel to that of the disk surface.

Heads on old REV tailpieces will not fit into new REV carriage assemblies.

New REV tailpieces can be identified by the machining marks on the shoulder. See Figure 1.



LOWER HEAD

digital	FIELD SERVIC	E TECHNIC	AL MANUAL	i i
digital				RKO5
	12 Bit 🛛 16 Bi	t 💢   18 Bit		

Title	Head/Disk Interfere	Tech T Numbe	RK05-TT-10	
All	Processor Applicability	Author W. Linton	Rev	Cross Reference
۱ " ا	8 11 15	Approval	Date 7/12/73	

#### INTRODUCTION:

Head/Disc Interference, or HDI (frequently referred to as a head crash) is a result of head contact with a disc surface. Most commonly it is caused by a build up of dirt on the read/write head or a foreign particle in the air stream used as a "LUBRICANT" between the head and disc surface. If the problem is not TOTALLY CORRECTED, it has a propagation effect from drive to drive through pack after pack.

#### RECOGNITION:

Head /Disc Interferance can be recognized by one or more of the following:

- A. Repetitive hard read errors. Because of adverse propagation effect, do not move any pack with this kind of error to more than one other drive. If errors persist, stop both drives and remove packs that are on them (DO NOT ALLOW USE OF THESE PACKS OR DRIVES UNTIL THE PROBLEM IS FULLY RESOLVED) investigate further for head/disc interference.
- B. Uncommon noise from the disc as characterized by audible tinkling sound. The noise will progress to a screech.
- C. Disc surface damage. A pack with any of the following conditions must be replaced:
  - Deposits or smears that cannot be totally removed with alcohol and Kimwipes.
  - A concentric scratch or any scratch where the aluminum substrate is visible. NOTE: The disc edge may have aluminum visible and cause no problem.

Title	Head/Disk Interfere	nce	Tech Ti Number	
All	Processor Applicability	Author W. Linton	Rev	Cross Reference
	8 11 15	Approval	Date 7/12/73	

#### RECOGNITION (continued)

- 3. Multiple adjacent concentric scratches regardless of length.
- Imbedded particle with trailing scratch (also called comet tail).
- 5. Radial/diagonal scratches where aluminum substrate is exposed.

#### D. Read/Write Head Damage

- Dark brown or black streaks (burned oxide and/or aluminum) anywhere on the white ceramic head. clean the head. If the head again crashes on a known good, clean disk, replace the head.
- Discolored epoxy (normally white) at the R/W element which cannot be cleaned off with alcohol.
- 3. Other. Bent or broken flexures can result from a prolonged HDI or mishandling. Replace any head with this type of damage. DO NOT ATTEMPT REPAIR. The ceramic head gimbal spring is adjusted to ± 1 degree landing attitude. If this attitude is disturbed in any way, the head will consistantly crash when loaded on the disk.

#### RECOVERY:

- A. Inspect head and disc packs. Determine which heads and surfaces were involved in the crash. Check all heads and TOTAL pack library for possible spreading of a general crash problem.
- B. Replace all damaged heads and disc packs.
- C. Clean remaining heads.
  - 1. If contamination cannot be removed, the head must be replaced.
  - 2. Check head loading manually for correct operation.

d	H	g	B	t	а		
-	ш	ы	ш	١.	ч	ш	

### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🗓

16 Bit .

18 Bit 🔻

36 Bit 🗍

RK05

Title	Head/Disk Interfere	nce	Tech Tip Number	RK05-TT-10
All	Processor Applicability	Author W. Linton	Rev	Cross Reference
^"	8   11   15	Approval	Date 7/12/73	

#### RECOVERY: (continued)

- D. Check absolute filter and disc pack filter for contamination. Replace it if necessary.
- E. Clean disc pack area watching particularly for filings, shaved metal, plastic particles, etc.
- F. In Steps F and G, the off line tester may be used. Mount a maintenance pack (not a CE pack) on the drive, turn power on and permit to come READY. Turn power off and check for oxide buildup on heads or other signs of head/disk interference. If satisfactory, turn power back on and run using the off line tester for at least 15 minutes. NOTE: heads being out of correct alignment will cause ERRORS. Try several different operations and correct any failure noted which cannot be ascertained to be due to incorrect head alignment.
- G. Mount a CE pack and check and align all heads.
- H. If original pack on which the crash occured does not appear damaged, mount it. Turn on power and permit to come READY. Turn power off and check for signs of head/disc interference. If satisfactory, turn power back on and ensure that the pack is dumped before proceeding to the next operation.
- Check the pack and drive thoroughly using the disc pack diagnostics. It may be necessary to reformat the pack. Be sure to run Disk Data for at least 15 minutes.
- J. Inspect heads for oxide after 12 hours of run time. If oxide appears, determine cause and correct. If no oxide is visible recheck in a week.
- K. After one week, revert to PM schedule.
- L. Unless <u>all</u> damaged packs and <u>all</u> damaged headshave been removed from the machines involved and the actual cause of the HDI is determined (when possible) and corrected, the problem WILL reoccur in a short period of time. Usually within a month.

Title	Head/Disk Interd	erence		Tech Tip  Volumber RK05-TT-10
All	Processor Applicability	Author W. Lin	ton Rev (	Cross Reference
	8 11   15	Approval	Date	

#### PREVENTION

- A. Proper cleaning of R/W heads.
- B. Insure air filtering system has no leaks and filters are clean, a dirty filter (drive filter) will cause contamination build up and excessive heating of the drive unit.
- C. Insure no foreign particles are being generated within a drive due to wear caused by interference between disk and cartridge or between sector slots and index/sector transducer.
- D. Careful handling of disc packs. Bumping of disc packs against cabinets or file drive front covers can bend the sector discs.
- E. Careful examination of head loading during PM periods.
- F. Disk packs should be stored in the computer room or similar environment. Cabinets that are clean and free of dust and made of metal or other fire resistant material are a good storage medium. Metal doors on such a cabinet will provide better protection.

#### REPORTING

- A. Fill out a Field Service Report and appropriate site equipment log, giving the following information:
  - 1. RKO5 serial number.
  - . System type and customer name.
  - 3. Cause of damage (dropped pack, bent sector disc, HDI etc.)
  - 4. Was permanently stored customer information destroyed?
  - 5. Disc pack serial number and manufacturer.
  - Cylinder and disc surface damaged.
  - 7. Location of R/W heads replaced (if any).
  - 8. Date of damage.

"Data Errors" could indicate abnormal conditions and should be investigated accordingly. To determine whether the data error can be circumvented, move the pack to another drive and try again. If the operation on the second drive is successful and data erros are not experienced, continue with normal operation. If data errors continue, follow this procedure:

Page 630

CPL

digital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit

Option or Designator

Title	Head/Disk Interferen	ce	Tech Ti Numbe	
All	Processor Applicability	Author W. Linton	Rev	Cross Reference
	8   11   15	Approval	Date 7/12/73	

REPORTING: (continued)

NOTE:

Successful recovery after trying on two drives is highly unlikely. Moving this suspect pack again and/or placing other packs on these suspect drives could cause a cascade of damage to other packs and drives since this type of repeating Data Error failure may be indicative of physical damage to the pack surface and/or drives.

See attached picture. Yes, the head in an RKOS (or similar) disk drive actually "flies" closer than a finger print smudge or large smoke particle -- let alone a spec of dust, flake of dandruff or a hair. This may give you some idea why, when you can write your name in the dust on the outside of the disk cartridge, you may get disk oxide building up on the white ceramic head. Oxide build-up on the heads causes improper head flight and ERRORS if your're lucky-CATASTROPHIC DESTRUCTION OF HEADS AND DISK if you're not. Keep the disk cartridge door shut and the disk in a clean bag or clean environment when not in the drive. And that's only dirt. There are other ways you can wreck a cartridge and/or drive; such as:

## **COMPANY CONFIDENTIAL**

PAGE 631

PAGE REVISION

PUBLICATION DATE

July, 1973

Title	DISK DESTRUCTION MAD	Tech T Numbe		
AH .	Processor Applicability	Author Mac Sloan/Bill Linton	Rev <sub>0</sub>	Cross Reference
		Approvalim Barclay Date	8/2/73	RK05-TT-10

The small foil gimble spring which holds the white ceramic head to its support bracket is "tweeked" by the head manufacturer to ±1 degree so that the head will "land" properly on the boundary layer of air which spins along with the disk. Now, if you BEND the head in any way, you mess up this landing angle. When the head does not land right, usually one edge of the head "bites" through the air boundary layer and dings the oxide. Usually, the head will bounce and fly. Occasionally, however, known to us all, the head doesn't get up and fly -- it digs and burrows into the oxide, which happens to be moving at about 58 miles per hour.

The disk cartridge has other paths to glory. To my knowledge, no drive in the industry will accept a cartridge upside down. While this is a rather extreme case of an improperly seated cartridge, less obviously mis-seated cartridges will cause equally spectacular disk operation. DO NOT FORCE the cartridge into (or out of) the drive and, unless you are Westfield assembly or Field Service, do not "realign" the cartridge receiver.

Finally, dinged disks and oxide build up on heads are rather like a social disease which may be transmitted by either disk or heads to other heads or disks. Fix the problem before mixing bad cartridges or drives.

SO: Disks, like jokes in the presence of ladies, should be kept clean. Do not bend heads!

Do not rape the drive with the cartridge.

Do not mix bad disks.

PUBLICATION DATE

August, 1973

633

PAGE RÉVISION

Title INSTRUCTIONS FOR USING THE RK05K-AC
ALIGNMENT CARTRIDGE
Number RK05-TT-12
All Processor Applicability Author BILL LINTON Rev 0 Cross Reference
Reference Approval ART ZINS Date 8/2/73

The following information describes how to do an RKO5 head alignment and Index/Sector timing adjustment using the DEC made alignment cartridge (RKO5-AC). These instructions will be included in the next update of the RKO5 Manual, which will be about three months from now.

#### 1. ALIGNMENT CARTRIDGE

#### Function

The RK05K-AC Alignment Cartridge provides three tracks (track 105 plus spare tracks 85 and 125) of constant frequency data with alternating sectors recorded at displacements of +2.5 milliinches and -2.5 milliinches from the ideal track locations respectively.

When a head is aligned to specification, the readback signal shows equal amplitudes for all sectors (as shown when the oscilloscope displays only two sectors and triggered by the SECTOR SIGNAL). The degree of amplitude inequality in alternating sectors is indicative of the departure from exact alignment. See figures 3 thru 9.

Sector timing data is included on these three tracks to indicate the head gap location relative to sector pulse detection. This data is represented by a single pulse 70 u sec nominal following the INDEX pulse and 10 u sec prior to the onset of head alignment data.

An additional feature of the alignment cartridge is its ability to indicate the degree of runout of the spindle. By triggering the oscilloscope on INDEX and displaying a complete revolution of the disk on the display, the head may appear to be aligned at a few sector locations while misaligned at others. Such a condition is indicative of the degree of wobble of the spindle. Figure 1 shows a display with negligible runout while Figure 2 shows a spindle with considerable runout. The amount of wobble can be determined by the amplitude differences occurring in any adjacent pair of sector boundaries by the same equations as used for head alignment. The acceptance criteria for spindle runout is to be determined.

Title	INSTRUCTIONS FOR USIN	G THE RKO5K-AC	Tech Ti Numbe	
All	Processor Applicability	Author BILL LINTON	Rev <sub>0</sub>	Cross Reference
1	8 11 15	Approval ART ZINS	Date 8/2/73	

#### ALIGNMENT CARTRIDGE (continued)

#### Alignment Cartridge Specifications

Alignment and Sector Timing Tracks:

Primary Track - 105 Backup Tracks - 85, 125

Recorded Frequency: Nominal 720 KHz

No. of Sectors: 12

Alignment Accuracy, track 105: + 200 u in.

Alignment Accuracy, tracks 85, 125: + 300 u in.

Sector Timing: Single pulse 70usec ± 1 usec following INDEX pulse.

Figure 1 Negligible runout




Figure 2
Considerable runout. NOTE: If this condition exists ensure that mating of spindle and disk are clean. Improper mating can cause such runout.



Title	INSTRUCTIONS FOR US		Tech Ti Numbe	
All	Processor Applicability	Author BILL LINTON	Rev <sub>0</sub>	Cross Reference
"	8   11   15	Approval ART ZINS	Date 8/2/73	

#### 2.READ/WRITE HEAD CHECK AND ALIGNMENT

The following procedure describes the complete read/write head alignment. Before attempting this alignment procedure, ensure that the drive operates correctly and that the heads have not been contaminated by exposure to a defective cartridge. If new heads have been installed, it is recommended that this alignment procedure be performed off-line using backboard jumpers to move the positioner to the alignment cylinder. Off-line alignment is strongly recommended because of the ease of returning to the alignment cylinder whenever the positioner has been physically moved. However, simple maintenance routines or an RVO5 Exerciser may also be used to move the positioner. See Step 9.

For a simple check of the head alignment, the appropriate on-line diagnostics may be used; however:

#### DO NOT ADJUST A HEAD THAT HAS LESS THAN 15% ERROR

#### REF STEP 11, THE FINAL ADJUSTMENT ERROR MUST NOT EXCEED 6%

To align or check the heads proceed as follows:

- 1. Unplug the drive AC line cord to remove power.
- Disconnect the drive interface card from the electronic module and install an M930 terminator card in its place.
- Reconnect the AC line cord to apply power to the drive and cycle the drive up to operating status.
- 4. Install an alignment cartridge on the spindle and operate the drive in the run mode for at least 30 minutes. This must be done to allow the alignment cartridge and the drive components to achieve thermal stabilization.
- Using the WTPROT switch, place the drive in the write protect condition.
- 6. Set the oscilloscope controls as follows:

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit 🔽

36 Bit 🗍

RK05

Title	INSTRUCTIONS FOR USI ALIGNMENT CARTRIDGE	Tech To Numbe		
All	Processor Applicability	Author BILL LINTON	Rev <sub>0</sub>	Cross Reference
	8 11 15	Approval ART ZINS	Date 8/2/73	

18 Bit

2. READ/WRITE HEAD CHECK AND ALIGNMENT (continued)

12 Bit 😯

vertical
 mode = ADD (invert CHAN 2)
sensitivity = 20mV/div
coupling = dc

sweep

Asweep = time = 500 us/div trigger = normal

trigger


source = external\*
coupling = ac
slope = (-) negative

- \* Use a 1:1 probe to connect the scope external trigger input to A02S2 (sector)
- Connect the channel 1 probe to TP3 and the channel 2 probe to TP4 of the G180 card. (Use 10:1 probes).
- 8. Ensure that the positioner track scale indicates cylinder 00.

Figure 3

a. Error = -100%

Large misalignment. Head close to CYL 104. (Further misalignment only reduces signal on right of screen).




Title	INSTRUCTIONS FOR US	Tech T Numbe		
All .	Processor Applicability	Author BILL LINTON	Rev 0	Cross Reference
		Approval ART ZINS	Date 8/2/73	

#### 2. READ/WRITE HEAD CHECK AND ALIGNMENT (continued)

#### Figure 4

b. Error =-72%

Head considerably misaligned, Smaller left amplitude indicates head position less than CYL 105.



#### Figure 5

c. Error = -15%

Head slightly misaligned. Smaller left amplitude indicates head position less than CYL 105.





Figure 6

d. Right On

Head correctly aligned at CYL 105. Amplitudes are equal.



CPL

digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator RK05

12 Bit 🕝

16 Bit 🗔

18 Bit 🗔

36 Bit [


Title							Tech Ti Numbe	RK05-TT-12			
All		Proc	essor	App	olicat	oility	Author	BILL LINTON	Rev	0	Cross Reference
	8	11	15				Approval	ART ZINS	Date 8/2/	73	

2. READ/WRITE HEAD CHECK AND ALIGNMENT (continued)

#### Figure 7

Error = +15%


Head slightly misaligned. Larger left amplitude indicates head position more than CYL 105.



#### Figure 8

f. Error = +72%

Head considerably misaligned. Larger left amplitude indicates head position more than CYL 105.



#### Figure 9

g. Error = +100%

Large misalignment. Head close to CYL 106. (Further misalignment only reduces amplitude of signal on left side of screen).



\*To calculate % of error, use the following formula:

Title	INSTRUCTIONS FOR ALIGNMENT CARTRID	ip <sup>Br</sup> RK05-TT-12			
All	Processor Applicability	Author	BILL LINTON	Rev <sub>0</sub>	Cross Reference
	8 11 15	Approval	ART ZINS Da	te 8/2/73	

- 2 READ/WRITE HEAD CHECK AND ALIGNMENT (continued)
  - $X_1, X_2$  = amplitude and the resultant sign denotes the direction of error. A negative (-) sign indicates that the head is back too far.
  - 9. Select cylinder 105 as follows:

It is also possible to perform the following adjustments NOTE: using the RKO5 Exerciser or simple maintenance routines.

Connect backboard jumpers from A07T1, A07C2, B07T1 or any available ground pins to the following points:

A08E1 A08J1 A08C1 A08K1	CYL ADD CYL ADD CYL ADD CYL ADD	5 3	(32) (8)
A04V1	SEL/RDY	Ł	

- Connect a jumper from BO8H1 (STROBE) to BO8N2 (SECTOR PULSE). The positioner should move to cylinder 105. Confirm this by observing the track scale indicator.
- If the RK11/RK05 is still cabled to the processor cylinder 105 may be selected by: (1) Load address 177412 (the RKDA) and deposit 006440 (CYL 105) then (2) Load address 177404

(RCC5) and deposit 000011 (Seek and Go).

For RK8E/RK05, the following program may be used:

```
7000
        BGN.
                 7201
                             CLA CLL
                 6742
                             DCLR
                             TAD SEEK
                 1212
                 6746
                             DLDC
                 7604
                             LAS (0-6 = cy1, 7 = surface)
                 6743
                             DLAG
                 6741
                             DSKP
                 5206
                             JMP-1
                 7402
                             HLT
                 5200
                             JMP BGN
        SEEK.
                 3000
                             (Change bit 9 and 10 for drive other
                              than 0)
```

7000 Load Address Set S.R. to 6440 (for cyl addr. 105, physically lower head)

(or S.R. 6460 for physically upper head)

Press CLEAR, then CONTINUE

RK05

digital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 🖳 16 Bit 🕵 18 Bit 🕵 36 Bit 🗌

Option or Designator

- 10. Monitor the scope display for one of the waveforms illustrated in Figure 3 thru 9. Adjust the trigger level control so that the bright horizontal line appears at beginning of sectors displayed at left of screen. This indicates that these are odd sectors, while sectors displayed on right side of screen are even numbered sectors. The odd numbered sector amplitudes correspond to X<sub>1</sub>, and even numbered, X<sub>2</sub> in equation for % error. If none of the illustrated waveforms appear, the head is misaligned so badly that manual manipulation of the positioner is required. If manual manipulation is required, perform the
  - a. Place Switch S1 (on H604) in the down or off position.

following steps; if not, proceed to Step 11.

- b. Slowly move the positioner by hand until the alignment pattern occurs. CAUTION: Do not use any undue force on positioner when manually changing track positions.
- c. Since cylinder 85 and 125 have identical patterns, be sure that the displayed pattern is for cylinder 105.
- d. Observe the track scale and note the cylinder indication when the "right on" waveform (Figure 6) is obtained. If the scale indicates less than 105, the head is too far forward in the carriage. Conversely, if the scale indicates more than 105, the head is back too far in the carriage.
- e. Loosen the clamp and adjustment screws (Figure 10) and move the head in the appropriate direction until the "right on" waveform is obtained and the scale indication is slightly greater than 105.
- f. Lightly tighten the clamp screw and turn on the positioner power (S1 up).
- g. Turn the positioner power off, move the positioner fully forward and turn on the positioner power (SI up) to initiate a restore (RTZ) operation. The positioner will automatically return to cylinder 105 following the RTZ.

Title	INSTRUCTIONS FOR US	ech Tip	RK05-TT-12		
All ,	Processor Applicability	Author BILL LINTON	Rev	0	Cross Reference
8	11 15	Approval ART ZINS	Date 8/2/73		

11. If one of the illustrated waveforms is present, note the direction in which the head must be moved to obtain the "right on" indication. If the head must be moved backward, loosen the head clamp and adjustment screws and gently push the head all the way back into the carriage. If the head must be moved forward, loosen only the clamp screw, then turn the adjustment screw until the correct waveform is obtained. (The adjustment screw is a vernier which only moves the head forward and should not be left torqued down after this adjustment).

#### NOTE

If the positioner is moved from cylinder 105 during the adjustment procedure, turn off positioner power (SI down) and manually move the positioner fully forward then turn on positioner power (SI up) to initiate a restore (RTZ) operation. The positioner will automatically return to cylinder 105 following the RTZ.

- Ground BO8M2 to select the upper head and repeat the preceding steps.
- 13. If available, use a torque wrench (C-IA9605893-0-0) and tighten the head clamp screw until the wrench begins to ratchet (55 oz/in.). If a torque wrench is not available, use the appropriate Allen wrench to tighten the head clamp screw snugly, however, do not over tighten.
- Recheck to ensure that the clamping action did not disturb the head adjustment.

CPL

digital	FIELD SERVICE TECHI	NICAL MANUAL	Option or Designator
	12 Bit 🗝 16 Bit 🐷 18	Bit 36 Bit	RK05

Title	INSTRUCTIONS FOR US ALIGNMENT CARTRIDGE	Tech T Numbe	r RK05-TT-12		
All	Processor Applicability	Author	BILL LINTON	Rev 0	Cross Reference
''''	8 11 15	Approval	ART ZINS Dat	e 8/2/73	




Figure 10 Read/Write Head Adjustments

CPL

Title	INSTRUCTIONS FOR US	Tech Ti	Р	
	ALIGNMENT CARTRIDGE		Number	RK05-TT-12
All .	Processor Applicability	Author BILL LINTON	Rev <sub>0</sub>	Cross Reference
	8 11 15	Approval ART ZINS	Date 8/2/73	

#### 3.INDEX/SECTOR TIMING ADJUSTMENT

#### NOTE

Heads must be aligned to track before checking sector/index timing.

- 1. Unplug the drive AC line cord to remove power.
- Disconnect the drive interface cable card from the electronic module and install an M930 terminator card in its place.
- Reconnect the AC line cord to apply power to the drive and cycle the drive up to operating status.
- 4. Install an alignment cartridge on the spindle and operate the drive in the run mode for at least 30 minutes. This must be done to allow the alignment cartridge and the drive components to achieve thermal stabilization.
- Using the WR PROT switch, place the drive in the write protect condition.
- 6. Set the oscilloscope controls as follows:

#### vertical

mode = ADD (invert CHAN 2) sensitivity = 0.2V/div coupling = dc

#### sweep

A sweep time = 5 MS/dv trigger = normal

#### trigger

source = external\*
coupling = ac
slope = -

\* Use a 1:1 probe to connect the scope external trigger input to AO2R2 (INDEX).

Option or Designator

12 Bit [x] 16 Bit 🛛 18 Bit 🗔 

RK05

Ti	tle	INSTRUCTIONS FOR ALIGNMENT CARTRID		E RKO5K-AC		Tech Ti Number	
A	.11	Processor Applicability	Author	BILL INTON	Rev	0	Cross Reference
^	8	11 15	Approval	ART ZINS	Date 8/2	2/73	

#### INDEX/SECTOR TIMING ADJUSTMENT (continued)

- Connect the channel 1 probe to TP3 and the channel 2 probe to TP4 of the G180 card. (Use 10:1 probes).
- Ensure that the positioner track scale indicates cylinder 8. 00.
- Select cylinder 105 with jumpers as follows:

#### NOTE

A04V1

It is also possible to perform the following adjustments using the RK05 Exerciser or simple test programs.

Connect backboard jumpers from A07T1, A07C2, or any available ground pins to the following points.


> A08E1 CYL ADD 6 (64) A08J1 CYL ADD 5 (32) AO8CI CYL ADD 3 (8) A08K1 CYL ADD 0 (1) SEL/RDY L

- Connect a jumper from BO8H1 (STROBE) to BO8N2 (SECTOR PULSE). The positioner should move to cylinder 105. Confirm this by observing the track scale indicator.
- 10. Monitor the scope for a single pulse followed by data beginning 10 us following the pulse.
- Expand the sweep time to 10 us/div and check that the 11. single pulse occurs 70 + 10 us from the start of the sweep (figure 11).
- Ground BO8M2 to select the upper head and check for the same pulse tolerances as step 11. If necessary, adjust R6 on the M7700 card (card position 2) until the average time for the two pulses is 70 us and the 70 ± 10 us individual pulse requirement is maintained. If these requirements cannot be met, go to step 13 or 14. DO NOT BEND THE HEADS!

CPL

Title	INSTRUCTIONS FOR US		Tech Ti Numbe	
All	Processor Applicability	Author BILL LINTON	Rev <sub>0</sub>	Cross Reference
	8 11 15	Approval ART ZINS	Date 8/2/73	

- 13. If R6 does not adjust the average of the two pulses to 70 usec, perform the following:
  - A. Loosen the sector transducer screws.
  - B. If the average of the pulses is greater than 70 usec, move the transducer towards the airduct, if less than 70 usec move transducer away from the airduct.
  - C. Tighten the screws and perform steps 11 and 12.
- 14. If the time between the two pulses is greater than 20 usec, one or possibly both of the heads must be replaced. <u>DO NOT BEND THE HEADS</u>. The head to be replaced can only be found by trial and error.



PIN = TP3&TP4 SWEEP = 10 us/div VERT SENS = 0.2V/div

Figure 4 Index/Sector Waveform

#### 

Title	ECO'S 36, 37, 39 a		Tech Tip Number RK05-TT-13
All	Processor Applicability	Author BILL LINTON /A. VEROSTIC	Cross Reference
	8 11 15	Approval ART ZINS Date 8/15	/73

The purpose of this Tech Tip is to describe the Inter-relationship between RKO5 ECO's 36, 37, 39 and 41.

These four ECO's will solve some of the cartridge seating problems that are being experienced with RKO5's. Specifically they are:

- Two tone cartridges that do not seat properly (difficult to insert or platter rubs on cartridge case).
  - ECO # 37 adds a new Duck Bill to fix this.
- Cartridge door opener slips underneath the access door flap thus trapping the cartridge in the drive.
  - ECO # 36, by adding a rubber sleeve, raises the door opener so that now it should not slip under the flap.
- Cartridge door opener slips off the access door so that the door tries to close when the cartridge is seated.

ECO # 39 causes the door opener to have greater tension against the door by adding two new springs to the door opener. Because of the new springs, ECO 41 adds a second rubber sleeve under the door opener to keep it from twisting.

Additional comments on the ECO's follow:

#### ECO # 36

1. No additional comments.

Title						and 41			Tech T	ip * RK05-TT-13
All		Proc				Author BILL	LINTON			Cross Reference
	8	11	15			Approval ART	ZINS	Date 8/15	/73	

Additional comments on the ECO's follow: (continued)

#### ECO # 37

- The new duck bill installed by ECO # 37 can be recognized by the fact that the DEC part number and rev (12-10744 Rev C) is molded on the part. Therefore, you can easily recognize a drive that needs ECO # 37.
- The addition of the new cartridge posts is for industry specification conformance. The new posts can be recognized by the fact that Rev "B" is stamped on them.
- A new airduct and gasket are not to be installed and therefore, will not be shipped with the kit.
- 4. The following is the procedure for installing ECO # 37. It is included in this Tech Tip for your convenience, a copy will be sent with the ECO kit.
  - 4.1 Power down the RKO5.
  - 4.2 Remove top and bottom covers.
  - 4.3 Install revision "B" cartridge support posts.
  - 4.4 Install Rev C duck bill.
  - 4.5 The cartridge receiver alignment procedure as printed in the Maintenance Manual stays in effect. The two types of cartridges presently in use (all white and two tone are also sligntly different in height, i.e., the two tone one is generally lower than the all white ones. In some cases the cartridge receiver might be too tight to insert the all white cartridge. This of course has the effect that the cartridge gets compressed somewhat which reduces the internal clearance.

Option or Designator

## digital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit x 16 Bit x 18 Bit x 36 Bit

RK05

Title	ECO'S 36, 37, 39					Tech Ti Number	
All	Processor Applicability	Author	BILL LINTON		Rev	0	Cross Reference
A'''   La	1,,1,,1	Approval	ART ZINS	Date	8/	15/73	

#### 4.5 (continued)

If cartridge receiver is too tight, i.e., considerable force is needed to insert the cartridge bend it open so a white cartridge slides in easily (this is only to be used as an emergency procedure). Do not get disturbed by the fact that two tone cartridges have a lot of vertical play inside the cartridge receiver. After alignment of cartridge receiver, make absolutely sure there is about .010 to .040 inch clearance between the bottom of the cartridge and the two longitudinal rails of the cartridge receiver at a point close to the linear positioner (dimension "A" on page 5-36 of Maintenance Manual). Note the manual defines .020 to .040 inch. The cartridge, when resting inside the drive is suspended by three points: two support posts and the lower slot of the duckbill. The only purpose of the cartridge receiver is to guide the cartridge into position and to apply vertical pressure to the cartridge when it is seated. The cartridge receiver is not supposed to restrain the cartridge in any way. It has to give the cartridge freedom to assume the three point location, hence, clearance "A" is needed underneath the cartridge.

#### ECO # 39

1. When 39 is installed, ECO 41 must also be installed.

#### ECO # 41

 If ECO 39 and 41 are installed there is no need to order ECO 36 since ECO 41 will be sent with two rubber sleeves DEC P/N 7411271, thus 41 incorporates ECO 36.

It is anticipated that the parts for these ECO's will be available by the first week in August.

CPI.

Title	ECO'S 36, 37, 39	and 41	GENERAL INFORMATION	Tech T Numbe	
All	Processor Applicability	Author	BILL LINTON Rev	0	Cross Reference
	8 11 19	Approval	ART ZINS Date 8/1	5/73	

Please note that all four of these ECO's could be installed at the same time. Since there is no major disassembly or extensive parts installation required in any of these four ECO's, it is recommended that all four be installed at the same time. Alternatively ECO 36 or ECO 37 or ECO's 39 and 41 may be installed at separate times. Your choice is naturally going to depend on your particular situation.

If you have any further questions about this Tech Tip or the four ECO's, Please call Bill Linton or Andy Verostic in Maynard at extensions 3242 or 2916.

Title	LINEAR XDUCER GLAS	Tech Tip Number RK05-TT-14	
All	Processor Applicability	Author ANDY VEROSTIC Rev	0 Cross Reference
	8 11 15	Approval ART ZINS Date 9/27	7/73

The glass slide attached to the carriage assembly is not field replaceable. This slide is aligned parallel to the motion of the carriage and requires a special fixture. If the slide becomes damaged or requires replacement, the whole positioner assembly should be replaced. The transducer block, however, is field replaceable. A procedure is in the Maintenance Manual.

on r

digital	FIELD SE	RVICE	Opt	Option or Designator			
	12 Bit 🛛	16 Bit	18 Bit X 36 Bit		<u> </u>	RK05	
Title M7700 REV L						Tech Tip Number	RK05-TT-15
All Processor A	pplicability	Author	ANDY	VEROST	I.C. Rev	0	Cross Reference

Date 9/27/73

Approval ART ZINS

8 11 15

M7700 Revision L and up can cause random data and seek errors if ECO # G180-00006 is not installed. It is important to check the G180 when replacing an old M7700 with one that is a revision L or later. A way to determine if the G180 ECO is installed is to check R58. Without the ECO R58 is 6.8K, with the ECO it is 3.3K.

Title	HEAD ALIGNMENTS		Tech Tip Number RK05-TT-16
All .	Processor Applicability	Author ANDY VEROSTIC Rev	Cross Reference
	8 11 15	Approval JIM BARCLAY Date 10/2	4/73

#### HEAD ALIGNMENT

Due to the number of complaints about head alignment and incompatibility, the following is an attempt to help clarify the situation.

Numerous head alignments have been necessary at installation time. This, it is felt, may have been due to improper tightening of the magnet housing bolts prior to shipment. This situation has been rectified by the use of torque wrenches in production on this assembly starting at serial number 7650. This does not mean that it is no longer necessary to check head alignment at installation. Head alignment should always be checked prior to running customer diagnostics and turning the system over to the customer.

			Tech Tip Number RK05-TT-16
Title	HEAD ALIGNMEN	T	Creas Peferance
All	Processor Applicability	Author ANDY VEROSTIC Rev	0
1 1		Approval JIM BARCLAY Date 10	/24/73

Another cause of numerous head alignments, especially repeat calls, is due to insufficient warm-up time. The CE pack must be run for 30 minutes in the drive being aligned prior to doing the alignment.

A common cause of incompatibility has been found to be incorrect Index/Sector Timing. Checking of this adjustment prior to head alignment may save you from having to do head alignments. This adjustment is done for the average of both heads to be 70 usec, with the maximum deviation  $\pm$  10 usec. Readings of 62 and 72 are not acceptable and should be adjusted to be 65 and 75 so the average is 70 and the  $\pm$  10 usec is still maintained.

ECO's 36, 37, 39 and 41 change mechanical assemblies within the drive and head alignment should be checked after they are installed. Be aware though, that doing head alignments may cause problems with reading customer packs and it may be necessary to back up customer packs before aligning heads.

The removal or loosening of the screws which hold the plenum cover (this houses the absolute filter) can change the stresses applied to the base casting which in turn can affect head alignment. Always check head alignment and Index/Sector Timing after the plenum cover is secured when changing the absolute filter. This means take your CE Pack with you at PM time if you plan to change the filter.

One final note, if you have any customers who generate disk packs to be used on other drives, they should be reminded of the need for proper temperature stabilization of the pack prior to generation.

Stabilization is spelled out in the Maintenance Manual (under section 2.3 of February 1973 edition) and should be pointed out to customers at installation time.

d i a	ilt	all

Option or Designator

12 Bit 🛛 🗓

16 Bit 🗓

18 Bit 🛛 36 Bit

RK05

Title	READ DATA SEPARATOR	ADJ. (G	180)	Tech 1 Numb	Γip er RK05-TT-17
All	Processor Applicability	Author	ANDY VEROSTIC	Rev <sub>0</sub>	Cross Reference
~"	8 11 15	Approval	JIM BARCLAY Dat	e 10/31/73	

The data separator adjustment on the G180 as stated in the Maintenance Manual has proven to be on the low end of the acceptable range. The adjustment should be done on track zero with an all zero pattern prewritten on this track. RS5 should be decreased to 440 NS, not 420 NS, as stated in Step 7. The above is for 16 or 12 bit machines. To use with 18 bit machines, where the packing density is higher, the setting is 390 NS. Tolerance on both settings is ± 10 NS.

Title	RUSTY SPINDLES		Tech Tip Number RK05-TT-18
All	Processor Applicability	Author ANDY VEROSTIC Rev	0 Cross Reference
	8 11 15	Approval JIM BARCLAY Date 10/31	/73

Some spindle assemblies have been found to be rusting. The rust can be removed by using Ship Mate Marine Polish # 626. Further rust build up can be prevented by coating the spindle assembly with Dow Corning Stopcock Grease after cleaning. New spindle assemblies will be plated to prevent this problem.

Title						Tech Ti Numbe	<b>p</b> r RK05-TT-19							
All		Proc	essor .	Арр	licab	ility		Author	AND	Y VEROST	CIC	Rev	0	Cross Reference
1	8	11	15				ſ	Approval	JIM	BARCLAY	Date	12/	10/73	

Some RKO5's exhibit a problem with the spindle motor pulley rubbing on the bottom cover. The cause of this problem is an assembly process during which the shock mounts become permanently distorted to the point where the base casting is not supported high enough for the pulley to always clear the bottom cover.

There are a number of solutions to the problem, one of them is to

There are a number of solutions to the problem, one of them is to replace all four shock mounts (PN 12-10843). However, since this is not an easy task for the average person, some alternate solutions are offered below.

- 1. If sufficient mounting space is available below the drive which exhibits the problem, it is possible to place a strip of foam or other material between the bottom cover and the chassis along the edge where the cover screws secure to the chassis. This should drop the bottom cover sufficiently to allow for free movement of the pulley. However, insure that all four sides of the cover still provide a sufficient seal to the unit after doing this.
- 2. Another solution is to raise the spindle motor by adding spacers between the motor and the base casting. Caution must be taken in using this method to insure that the belt still rides correctly on the pulley and will not work its way off after running for a period of time. Also, insure that raising the motor does not cause interference with the seating of the cartridge or any other part of the drive.

CD T

								CPL
Title							Tech T	Р
	RKI1-C ECO #8						Numbe	RK05_TT_20
All	Processor Applicability	Author	ANDY	VEROSTIC	:	Rev	0	Cross Reference
"	11's	Approval			Date	1/2/	1/74	RK05-TT-7

Tech Tip RK05 #7 references ECO # RK11-C-00008. This ECO was coded non-field effective and therefore not distributed to the field.

When adding an RKO5 onto an older RK11-C it may be necessary to install this ECO. The following is a summary of it along with a list of the ADD/DELETES.

PROBLEM: Proper operation of power fail on RK05 requires "DR BUS AC LO" and "DR BUS DC LO" on disk cable.

CORRECTION: Add "DR BUS AC LO" and "DR BUS DC LO" to disk cable.

#### ADD/DELETE SHEET

SIGNAL	FROM PIN	TO PIN	ADD	DELETE
DR BUS AC LO L	AØ8L1	B1ØF1	x	
DR BUS AC LO L	B1ØF1	B12F1	X	
DR BUS DC LO L	AØ8N1	B1ØF2	X	
DR BUS DC LO L	B1ØF2	B12F2	X	

Title	G938 REV L MODULES	STAMPED K	Tech T Numbe	ip er RK05-TT-21
All ,	Processor Applicability	Author ANDY VEROSTIC Re		Cross Reference
$ldsymbol{ldsymbol{ldsymbol{ldsymbol{ld}}}$	8 11 15	Approval JIM BARCLAY Date 5/	14/74	1

Some G938 Rev L modules are stamped Rev K. Revision L modules require readjustment of the servo signals. (A fault condition can occur when first installed prior to adjustment). The following table will aid in identification of correct revs.

	R 2 8	R63	R77	L30	R65	R79
Rev K	3.83K	3.83K	6.81K	8.2K	8.2K	8.2K
Rev L	1.96K	1.96K	1.96K	7 5 K	75 K	75 K

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
digital	12 Bit [X]	16 Bit 🗶	18 Bit 🗶	36 Bit 🗌	RK05

Title RK05 SHOCK MOD	INTS				Tech Ti Number	
All Processor Appl	icability	Author	A. Verostic	Rev	0	Cross Reference
11's 8's 15's	1 1	Approval	G. Redpath	Date 3/28	8/74	

Additional information regarding the shock mounts used on the RKO5 has been discovered. The early belief that the spindle pulley rubbing on the bottom cover was caused by an assembly process has turned out to be a problem with certain shock mounts. Redish/Brown shock mounts can become permently distorted when the shipping brackets are on for extended periods of time. These shocks are made of a soft rubber which may not return to it's original shape when the brackets are made of a harder rubber and will return to their original shape.

Replacement of shocks should be on an as needed basis and Redish/Brown ones in stock should be returned. Other solutions to this problem mentioned in TT-19 still apply.

Also check to see that the 3 bottom shipping brackets are removed. It is surprising how many times they are left on.

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator RK08
	12 Bit X 16 Bit 18 Bit 36 Bit	
·····	17.	-L T:-

Title	Title RK08 SECTOR TRANSDUCER ADJUSTMENT Tech Til					
All	Processor Applicability	Author Schults/Herbener Rev	O Cross Reference			
8's		Approval Bill Cummins Date 6/0	1/72			

The Pertec Manual, Chapter 6, Section B, does not say to remove the head alignment adapter before proceeding with the sector transducer alignment. DEC Maintenance Manual for RK8, Chapter 6.13.1, paragraph 4, carefully spells this out.

Disk systems set up inadvertently with the head adapter installed when doing sector transducer alignments will be incompatible with other systems.

Title	RK08 MAINDEC PROBLEM		Tech Tip Number RK08-TT-2	
All	Processor Applicability	Author R. Boehm	Rev 0 Cross Reference	
8's		Approval W. Cummins	Date 06/21/72	

ECO #9 for the RK08 causes test 16 of the RK8 disk and control instruction test (Maindec-08-D5JB-D) to fail.

As a temporary fix change location 27% to \$232. There is an MCN to reflect this.

Title	PA/WD MODULE INCOM	Tech T Numbe		
All	Processor Applicability	Author Ralph Boehm	Rev 0	Cross Reference
8's		Approval W. Cummins	Date 08/03/72	

The PA/WD module in the RKOl Drives made by CMD have 33K OHM resistors installed for R2 and R3. The same module made by PERTEC have 5.6K OHM resistors for R2 and R3. The PERTEC module will work in all RKOl drives. The CMD module, identified by the letters CMD etched on the module and the gold fingers, will only work in the CMD drives.

Pertec changed the resistor values because the early revision boards (CMD) would randomly generate spikes and cause errors. By changing the resistors R2 and R3 on the CMD PA/WD to 5.6K OHM the module will work in all RK01 drives. R2 and R2 are located between the two heat sinks.

Title	Cross Talk in CA	Tech Tip Number RK08-TT-	- 4		
All	Processor Applicability	Author	Robert Shelley Rev	Cross Refer	ence
8's		Approval		20/72	

Occasionally the M206 modules used in the Current Address register (CAPG-CA11) and Word Count register (WC9G-WC11) do not ripple through properly when incremented (example: incrementing from 5777 to 6000). This is caused by crosstalk between jumper-lugs or etch runs on the M206. (Failure rate - once in 16 to 20 hours).

Replacing the M206's in RK08 B03, B04, B08 and B09 with M216's will correct this problem.

ECO #RK08-00012 reflects this change.

Title	2.88 MHz CRYSTAL AV	Tech T Numb		
All	Processor Applicability	Author Chuck Sweeney R	ev B	Cross Reference
8's		Approval Frank Purcell Date 0]	/24/73	]

At present, all Crystal values between 1 to\*10 MHz are classified under stock number 18-05501.

Unfortunately, the 2.88 MHz crystal used in the RK $\emptyset$ 8 was never assigned a discrete number; such as 18-05501-XX.

This situation has since been corrected, and Field Service Stockroom in Maynard will carry the required crystal.

For reference, the parts needed on the M405 are as follows:

2.88MHz Crystal 18-05501-01
(Northern Engineering Labs, model NE-6A)

100 H VIH-100 Choke 16-00633

18MMF 100V capacitor 10-02608

NOTE: DEC currently stocks a 2.88 MHz Crystal under the number 18-10694-03. This crystal cannot be used in this application.

Title	Intermittent Fault	e		ch Tip mber RK08-TT-6
All	Processor Applicability	Author J. Stewart	Rev <sub>0</sub>	Cross Reference
	8 12	Approval B. Kochman	Date 10/3/	73

On the PA/WD board in the RK01 resistors are crimped or bent to prevent the resistor from sitting on the board after soldering. It is possible that rough handling will break these resistors, and cause faults, as has been seen on some system.

digital	FIELD SE	RVICE TECHNICAL	MANUAL	Option or Designator
	12 Bit 📝	16 Bit   18 Bit	36 Bit 🗌	RKSE thra Polita
Title Error i	n Manual		Tech Num	
All Processor A	pplicability	Author Craig Showers	Rev ø	Cross Reference
8 bmn bu	1 1 1	Approval G. Chaisson	Date 8/24/73	

Table 2-2

#### RK8-E Priority Selection

Priority	Install	Jumpers
Priority O (highest	W 1	
Priority 1	W 4 W 2	
•	W 3	
	W 5	

If you follow the manual the way it exists now and are running a system with one or more Break Devices you may end up having two devices jumpered for the same break priorities. An instant error condition is running DEC-X-8. The problem will be corrected in the manual with an addendum.

Title	RKO5 Disk Controlle	rs	Tech Ti Numbe	
All .	Processor Applicability	Author R. Boehm	Rev ø	Cross Reference
8's		Approval W.E.Cummins	Date <sub>10/24/73</sub>	

There are two versions of the RKOS Disk Controllers for 8 family computers, the RK8e for the 8/e, 8M, 8F and the RK 8/F for the 8/I, 8L and 12. The RK8/F is used in the DW8/e option and uses different modules than the RK8/e.

M7104Yx - RK8F M7104x - RK8/e M7105Yx - RK8F M7105x - RK8/e M7106x - RK8F M7106x - RK8/e

X = Particular revision for that module A M7104,5Y designated module will not work in a RK8/e neither will a M7104, 5 module work in a RK8F. The M7106 will work in either.

# **COMPANY CONFIDENTIAL**

PAGE 659 PAGE REVISION 0 PUBLICATION DATE

Title	ROL 14	PROBLE	м						Tech Tip Number	ROL 14-TT-1
All	Proces	sor Applica	bility	Author	L.	Goelz	ı	Rev	0	Cross Reference
	14			Approval	G.	Chaisson	Date	01/:	24/73	

Upon receiving and storing the contents of the PDP14 output register and filling ROL's storage buffer, ROL-14 would print out the contents of this buffer over and over again without stoping.

#### Patch Solution:

Below is a patch that will illiminate ROL-14's continual print out of its filled storage buffer.

LOCATION	FORMER INSTRUCTION	PATCH INSTRUCTION
74Ø7	1Ø51 TAD K3Ø	7Ø41 CIA
741ø	771Ø SPA CLA	1Ø11 TAD INPTR
7411	5214 JMP OTRTNA	765Ø SNA CLA
7412	1Ø52 TAD ORBUFF	5371 JMP XECUTI
7413	3Ø1Ø DCA OUTPTR	1010 TAD OUTPTR
7414	1010 TAD OUTPTR	1Ø51 TAD K3Ø
7415	7Ø41 CIA	771Ø SPA CLA
7416	1011 TAD INTPR	5221 JMP OTRTNE
7417	765Ø SNA CLA	1052 TAD ORBUFF
7420	5371 JMP XECUTI	3010 DCA OUTPTR

/mt

PAGE 660	PAGE REVISION	Λ	PUBLICATION DATE	Tanuares	1072
000		•	I ODEICATION DATE	January	19/3

digita	
--------	--

Option or Designator

12 Bit 16 Bit X 18 Bit X 36 Bit X


RP02

F	Γitle	AMC	AND	INF	OMAG	HEAD	IDENTIFICATION		Tech Tip Number	RP02-TT-1
Γ	All	Processor Applicability			lity	Author John Hys:	Lop Rev	0	Cross Reference	
L	Х						Approval Bob Yur	ick Date 6/1	/72	

Infomag and AMC head arm assemblies are being shipped to the field as replacements for Memorex RP02 heads. The following chart and diagram should be used to cross reference and identify Memorex, AMC and Infomag part numbers.

Head cross reference chart: Find Memorex type in Column 1 and read across for Infomag or AMC replacement number.

Memorex Type No.	DEC Part No.	Infomag Part No.	DEC Part No.	AMC Part No.	DEC Part No.
Type A	29-14113	2202AD	29-19132	ERW313601-2	29-19670
Type B	29-14114	2203BU	29-19133	ERW313601-3	29-19671
Type C	29-14115	2201AU	29-19131	ERW313601-1	29-19669
Type D	29-14116	2204BD	29-19134	ERW313601-4	29-19672



Title	RP02	INFO	MAG	AND	AMC	REPLACEM	ENT HEADS		Tech Ti Numbe	
All	Processor Applicability			Author Jo	ohn Hyslop	Rev	0	Cross Reference		
Х							Bob Yurick	Date 6/1	/72	

Infomag and Applied Magnetics head assemblies are being shipped to the field as replacements for Memorex heads. The Infomag head assembly is slightly different mechanically and caution must be exercised if it is used as a surface 18 or 19 replacement.

Memorex and Applied Magnetics heads have a small tab on the side of the head arm (see illustration in Tech Tip RP02-TT-1.) This tab interlocks with the next higher head in the tee block and keeps the surface 19 head from hitting the shroud if the carriage is launched without a pack installed. The Infomag head does not have this tab. If an Infomag head is used in either surface 18 or 19 of an RP02 the surface 19 head must be removed before the carriage can be launched without a pack installed.

Launching a carriage without a pack on and spinning is not a normal procedure since it can cause damage to air bearing surfaces and head gimbels. This should only be done in cases such as cylinder transducer and carriage way alignments. A tool is being designed that will keep air bearing surfaces separated in these procedures. It will also solve the problem of the Infomag head in surfaces 18 and 19. This tool should be available to the field in about 4 weeks.

Title RP02 HEAD ALIGNMENT Tech Tip Number RP02						
All	Processor Applicability	Author Lou Nay	Rev <sub>0</sub>	Cross Reference		
x		Approval Bob Yurick	Date Sept. 14			

RP02-00046 (MEMOREX EC #1980) changes the head/arm clamps and screws but most significantly changes the torque specifications from 10 inch lbs to 6 inch lbs.

Check for this ECO on an unfamiliar drive before performing head alignment as the new type screws are designed not to bottom and therefore, could be stripped if too much torque is applied. The new type screws are a yellow/brown color and the clamp has a dull sand blasted finish.

4	R	_	A		а	n
Q	ı	g	Ц	t	₫	u

Option or Designator RP02

12 Bit 16 Bit X 18 Bit X 36 Bit X

Title	NEW HEAD ALIGNME	P RP02-TT-4		
All	Processor Applicability	Author ROGER PARTRIDGE Rev	0	Cross Reference
L		Approval DICK EDWARDS Date 9/26	/72	

This program can be substituted for an off line tester when aligning heads.

Load the following program then follow the procedure in section 5.12.29 Alignment in 15 Tech Tip Manual.

200	LAW-1	777777
201	DPCA	706344
202	DPWC	706364
203	LAS	750004
204	DAC	040220
205	AND	500221
206	ALS	640705
207	XOR	240222
210	DPLA	706304
211	LAC	200220
212	AND	500223
213	XOR	240224
214	DPLF	706464
215	DPSE	706361
216	JMP1	600215
217	JMP	600203
220		000000
221	*	000037
222		222000
223		760000
224		011000

AC Switches 0, 1, and 2 select unit.

AC switches 13 thru 17 select head.

After aligning all heads select AC switch 4 to recall to 0 and back to  $73_{10}$ . Then recheck all heads to be sure you weren't off cylinder.

Title	PART NUMBER FOR 15077	P RP02-TT-5		
All	Processor Applicability	Author Lou Nay	Rev <sub>0</sub>	Cross Reference
Х		Approval Lou Nay 42	Date 10-27-72	

The 150770 Transistors located on heat sinks 1,2 and 3 in place of the 2N5302 on newer drives has the part number  $\,$  29-20169 assigned and is currently in stock.

PAGE 663	PAGE REVISION	В	PUBLICATION DATE	May 1974
			TOBERNATION DATE	May 1974

	ER OSCILLATOR ADJUSTMENT	Tech Tip Number RP	02-TT-6
All Processor Applicability	Author J. Wentworth Rev	0 C	ross Reference
10 11 15	Approval R. Edwards Date 1/17	/73	

TRANSDUCER OSCILLATOR ADJUSTMENT

The adjustment of the transducer oscillator given in Tech Manual 5-12-11 is incorrect for tamp modules E.C. Level 487 and above.

The correct adjustment is as follows:

- 1. Set oscilloscope to 1V/Div, 2 us/Div.
- 2. Connect probe to Pin 16 of BO6 (tamp).
- Adjust R4 on B06 until output is equal to 7 us from leading edge to leading edge. The voltage level will be approximately 4 volts.

NOTE: With E.C. Level 487 and above, there will be only one pot on module.

Title	RP02 Pack Grounding	Tech T Numbe	p r RP02-TT-7	
All ,	Processor Applicability	Author Ray Drueke	Rev 0	Cross Reference
х		Approval Lou Nay	Date 01/30/73	

Random errors on a Disk Pack Drive may be caused by poor pack grounding at the bottom of the spindle. The grounding contact should be checked for wear every six (6) months and replaced as necessary.

Required parts for an RP02 are:

29-19883 - Carbon button.

/mt

digital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 🔀 16 Bit 😨 18 Bit 😨 36 Bit 😨

RP02

Option or Designator

Title	RP02/RP02S Cables	ı				Tech T Numbe	ip r RP02-TT-8
All	Processor Applicability	Author	Dick	Heckenberg	Rev	ø	Cross Reference
	9 10 11 15	Approva	Burt	Bevers Da	ite 02/	13/73	

Whenever experiencing flakey problems with your drives, check the bus input cable connector. Problems with this connector have shown up as read/write errors, inability to perform seeks, dropping ready, etc. The pins in the male portion sometimes push back into their receptacle when the drive or cable is vibrated or when the cable is installed.

To check for this condition, power down the drive and controller, remove the cable and push on the pins in the male connector with an eraser. If the pins push back, replace them: These pins are DEC Part Number 29-17688. Also a hardware kit is available which includes these pins, as well as most of the hardware necessary to maintain an RPO2. These are stock number 29-13321 for Memorex and 29-1727 for ISS.

/mt

F	itle RP02 NOISE AND REL	Tech Ti Number		
T	Processor Applicability	Author Ray Drueke	Rev <sub>0</sub>	Cross Reference
١		Approval Lou Nay	Date 02/14/73	

Recently 6 RPO2's on a -10 System showed an interesting problem. When any drive was exercised alone in Random seek mode no failures occurred. But it started failing when the next drive on the power buss started seeking. This was only apparent when the test (in this case, RD Pack) was run on both drives and the errors were soft with usually only 1 retry. However, a low soft error rate under normal monitor conditions (not running the test (had never been solved.

The problem was finally traced to noisey 2N3767 transistors in the Servo Drive Circuit of the Drive doing the seeks. There were 5V noise spikes on logic ground which were coupled over to the next drive's power supply through the power cables.

A well running RP02 should show no more than 2V of noise on Logic ground and should be able to complete 1 pass of random mode RD Pack, or its equivalent with no errors.

RDPack is a DECsystem -10 user mode rotating memory exerciser, originally sent to all regional support offices. It will also be included on the moniter distribution tape with the March release.

Title	FILE UNSAFE OR SEEK	Tech Ti Numbe		
All	Processor Applicability	Author Mike Flitterman Rev	ø	Cross Reference
''''	9 10 11 15	Approval Lou Nay & Date 5-2	-73	

Two incidents of the power supply cover plate being slightly bent and the upper lip shorting against the +55VDC on the transistor heat sink during seeks, have been reported. This causes multiple problems, ie; file unsafe or seek incomplete. Because the contact is only momentary, it does not blow the 55V fuse.

Insulating the lip of the plate with tape should prevent or solve the problem if it occurs.

Title	NEW CUSTOMER ENGIN		Tech Tip Number RP02-TT-11		
All	Processor Applicability	Author L.E. BALES	Rev	A	Cross Reference
^"	9 10 11 15	Approval Lou Nay L Da	te 6-1	3-73	

#### 1.0 GENERAL

#### 1.1 Description

The CDC Eleven-High Engineering Disk Pack (D.E.C. Part no. 29-20658) is now available in the Field Service Stockroom. The pack is designed for use in maintenance and set-up procedures with RP02, RP02S and RP03 Disk Drives. The CE Disk Pack is identified by a yellow trimshield and contains the pre-recorded information used for head alignment and index sensor adjustment, and additional pre-recorded information for use as a maintenance aid.

#### 1.2 Interchangeability and Compatibility

- 1.2.1 The "cateye pattern" recorded at cylinder 73/146 for RPO2 and RPO3 respectively is used to make the read/write head tracking adjustment. A similar "cateye pattern" is recorded on cylinder 20/40 (RPO2 and RPO3 respectively) for EMERGENCY USE ONLY if cylinder 73/146 becomes defective.
- 1.2.2 The information recorded at cylinder 118/236 for RP02 and RP03 respectively (index to burst time) is used to make the index sensor circumferential adjustment and head angle checks. Similar index to burst patterns are recorded at cylinders 03 and 201/06 and 402 (RP02 and RP03 respectively), and may be used to check carriage-way alignment.

CPL

### diqital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 16 Bit x 18 Bit 😿 36 Bit x Option or Designator RPO2

Title	NEW CUSTOMER ENGINE	ERING DISK PACK (cont.)	Tech 1 Numb	
All	Processor Applicability	Author L.E. Bales	Rev A	Cross Reference
	9 10 11 15	Approval Lou Nay L Date	6-13-73	

#### 2.0 CYLINDER FORMAT

Cylinder 73/146 is made up of two concentric cylinders. The centers of the cylinders are spaced a nominal 0.0080 inch apart and the cylinders are written 0.0015 inch eccentric to the pack rotational center. Cylinder 73/146 is composed of a cylinder written 0.004 inch inboard from cylinder 73/146 and a cylinder written 0.004 inch outboard from cylinder 73/146. The two cylinders are written at

different frequencies (inner cylinder 2.50 Mhz, outer cylinder 2.45 Mhz). At cylinder 73/146, the two frequencies beat together to yield a series of beat frequency nulls; that is, a series of "figure-eight". Cylinder 73/146 is written at a frequency nearly twice that of other commonly used frequencies to ensure that the clearest possible figure-eight pattern is achieved.

- 2.2 Cylinder 118/236. Surfaces 09 and 10 have a pulse written 3 usec. after the leading edge of the index pulse. Heads 09 and 10 are used at cylinder 118/236 to make the index sensor circumferential adjustment. All other surfaces of cylinder 118/236 have a pulse written 10 usec. after the leading edge of the index pulse. These surfaces are used to check the remaining heads in relation to heads 09 and 10 (head angle check). A burst timing of 10 usec. is used in order that a wider range of head varation (+10 usec.) may be detected on a drive.
- 2.3 Cylinder 03 and 201/06 and 402

Surfaces 09 and 10 of cylinder 03 and 201/06 and 402 have a pulse written 3 usec. after the leading edge of the index pulse. These two cylinders may be used to check carriage-way alignment by observing the difference in time from index pulse to the data pulse for the two cvlinders.

Title									CPL Tech Tip Number RP02-TT-11				
All	Processor Applicability			1	Author L.E. Bales Rev A				Cross Reference				
A"	9	10	11	15		1	ppro	val	Lou Nay	an c	ate 6-1	3-73	
				p q	- E			1 d	;				
				head	anu anu	9	ט נ עני	sec	sesn				
				to mer	ure m	ì	מ מ	) <b>3</b> 0	ó				
				. 4	אַס	_		202					

Page 668

12 Bit X 16 Bit 🗑 18 Bit 😿 36 Bit x

RPO2

Option or Designator

Tech Tip Title NEW CUSTOMER ENGINEERING DISK PACK (cont.) Number RP02-TT-11 Cross Reference Processor Applicability Author L. E. Bales Rov ΑII 10 11 15 Approval Lou Nav L Date 6-13-73

#### 3.0 SPECIFICATIONS

Alignment specifications for RPO2, RPO2S and RPO3 are listed in table 3-1. Use the following formulas in performing carriageway alignment check:

#### RP02 (Memorex)

(Hd09, Cyl201-Hd09, Cyl03) + (Hd10, Cyl201-Hd10, Cyl03) = Alignment

#### RP02S (ISS)

(Hd09, Cy1-03 - Hd09, Cy1-201) + (Hd10, Cy1-03 - Hd10, Cy1-201) = Align.

#### RP03 (ISS)

(Hd09, CY1-06 - Hd09, Cy1-402) + (Hd10, Cy1-06 - Hd10, Cy1-402) = Align.

Where: HdXX, CylXXX equal the time from the leading edge of index pulse to the data pulse in usec.

#### 4.0 CE PACK OPERATIONAL PROCEDURE

## Before any alignment can be attempted, the temperature of the disk drive and disk pack must be stabilized. To stabilize a drive, it must be loaded and running for a minimum of one hour. COMPANY CONFIDENTIL To stabilize a disk pack that is at room temperature or warmer 15 minutes running time are required. INSURE THAT DISK DRIVE IS IN READ ONLY MODE.

- STEP 1: Align all heads (cylinder 73/146 RPO2 and RPO3 respectively) per specifications in Table 3-1. Refer to head alignment procedure in vendor manual.
- STEP 2: Check index sensor circumferential alignment and adjust if necessary. Refer to index sensor/transducer adjustment in vendor manual.
- STEP 3: Perform head angle check
  - Use same Oscilloscope set-up as index circumferential alignment.
  - Seek to cylinder 118/236 (RP02 and RP03 respectively) and record the time from the leading edge of index pulse to the data pulse for each surface.

PAGE PAGE REVISION 1973 669 PUBLICATION DATE JULY

CPL

Title		ERING DISK PACK (cont.)		Tech Tip Number	RP02-TT-11
All .	Processor Applicability	Author L.E. Bales F	Rev	A	Cross Reference
	9 10 11 15	Approval Lou Nay an Date	6-13	-73	

#### Step 3: (cont.)

- c. Take necessary corrective action to meet head angle specification listed in table 3-1. (i.e. replace head, check for proper seating of head arm in "T" block, etc.)
- d. If a head assembly is replaced or distributed, steps 1 and 2 must be repeated.

Perform step 4 if carriage way alignment is suspected.

#### STEP 4: Check carriage-way alignment.

- Use same Oscilloscope set-up as index circumferential alignment.
- b. Seek to cylinder 03/06 (RP02 and RP03 respectively) and record time from leading edge of index pulse to data pulse for surfaces 09 and 10.
- c. Repeat step 4b for cylinder 201/402 (RP02 and RP03 respectively).
- d. Calculate the carriage-way "Alignment" (refer to para 3.0) and compare with specification in table 3-1.
- e. If carriage-way alignment is not within specification (table 3-1), align carriage-way and repeat steps 1 and 2. (refer to Tech Tip 7.3.15 for RP02 (Memorex) carriage-way alignment. Instructions for RP02S/RP03 (ISS) carriage-way alignment are enclosed with carriage-way aligning tool (DEC part# 29-18118 ).

	_	_	_	_	_
d i	_	Ħ	Ŧ	А	1
l e i	У	u	ч	а	ч

Option or Designator

12 Bit	

16 Bit 🔀

18 Bit X 36 Bit X

RPØ2

Title	MODULE REVISION	Tech Tip Number RP02-TT-12			
All	Processor Applicability	Author L.E. BALES	Rev	Ø	Cross Reference
<b></b>	9 10 11 15	Approval Lou Nay & Date	4-23	-74	

The following is a list of most current RPØ2 (MEMOREX) module revision levels.

LOCATION	м	EMOREX PN	EC LEVEL
AØ2		1916	1359
AØ3		1941	19Ø4
AØ4		1946	1øø5
*AØ5		1926	1113
AØ6		19Ø1	1316
AØ7		2ØØ1	1øø5
AØ8		1921	1005
AØ9		2006	420
Alø		2 <b>ø</b> 11	1128
BØ2		3236	1398
BØ3		1966	1995
*BØ4		1746	1225
BØ5		2111	1527
BØ6		1976	1289
BØ7		1931	1694
BØ8		1936	1854
BØ9		1936	1854
Blø		1951	1ø31
*cøľ		1751	1311
CØ2		1911	1011
CØ3		1956	1527
CØ4		1971	17Ø5
RD-WR AMPL	(LEFT)	2016	1975
RD-WR-AMPL	(RIGHT)	2021	1975

\* MEMOREX PN's 3396, 3481, 3296 used in locations A95, B94, C91, respectively for 35ms access drives which can be identified by the model no. 660-lE on the "Red Tag" at the base of the unit. (Refer to RP02 TECH TIP 15)

Title	Possible Miswired or Mise on 714 (RPO2 ) and 71S (RI	nssembled Resistor Bracket Assembly <b>Yech</b> PO3) Disk Drives <b>Nu</b> m	Tip ber RP0 <b>2-</b> TT 13
	Processor Applicability	Author ISS Bulletin35-7005 Rev C	Cross Reference
AII X		Approval John Hyslop Date 2/27/74	RP03-TT-13

This Tech Tip is issued for cross reference purposes.
PRINTED IN USA

PAGE 671	PAGE REVISION	ø	PUBLICATION DATE	May	1974


Title	RP02 READ/WRITE ER	Tip Der RP02-TT-14		
All	Processor Applicability	Author Bill Buck/ Bob Packer	Rev ø	Cross Reference
x		Approval Lou Nay L_ Date	4-29-74	

A possible source of data errors is a broken ground wire connecting the carriage to the heads retracted switch. Even though the spiral shield still provides a ground connection for the carriage, data errors may occur.

The errors may occur only during periods of rapid carriage movement. The error may be present during the reading or writing of data but not both. Data pattern and transfer tests may run error free and if only writing of data is affected, positioner tests will run.

The ground assembly should be carefully inspected at each P.M. The broken wire may be difficult to detect, as it may retract into the shield.

If you have intermittent read/write errors that show up either on all "A" side heads or all "B" side heads, check for a loose ground connection on J17 (R/W deck plate left) or J21 (R/W deck plate right). Refer to figure below.





X

12 Bit

#### FIELD SERVICE TECHNICAL MANUAL 36 Bit X 16 Bit K 18 Bit 3

Option or Designator RP02

Tech Tip Title FAST ACCESSED MEMOREX DRIVES (ENHANCED SERVO SYS) RP02-TT-15 Number Cross Reference Processor Applicability Rev Author John Hyslop ΑII 5-6-74 Lou Nav A-Date Approval

This Tech Tip is copied from the "old" PDP10/6 Tech Tip manual.

There are now two types of Memorex RP02's in the field. There is the original 660-lA a 50Ms average access time drive and the new 600-lE a 35Ms average access time drive. The new 35Ms drive can be identified by the Model No. 660-1E on the "Red Tag" at the base of the unit. When working on Memorex drives be sure to identify the type of drive you have and use the documentation supplied with that drive for troubleshooting adjustment procedures and parts ordering. The major areas of difference in the two drives are: Certain parts are not interchangeable, they are:

	50Ms (660-1A)	35Ms (660	-1E)
	Vendor# DEC #	Vendor# D	EC #
Velocity transducer* R5 (on power supply door) C3 (on power supply door) CR8 (on power supply door)* C15 Diode	200903 29-13264 200827 29-16585 200806 29-10168 150855 29-17025 (not used on 50Ms) (not used on 50Ms)	154600 29 150935 29 150855 29 202353 29	9-19281 9-19985 9-19986 9-17025 9-19987
Servo drive PCB C01 Servo control PCB B04 Addr and Spd Dcd A05	1751 29-10173 1746 29-10182 1926 29-10188	3481 2	9-18917 9-18919 9-18918

An addendum to the maintenance manual entitled Enhanced Servo Adjustment Procedures is supplied with the 35Ms drive. It must be used for the following adjustments:

Cylinder transducer-to-Pawl setting time relationship check Cylinder transducer adjustment Detent Plunger Clearance Servo Power Supply Adjustments Servo Adjustment

The print set accompanying the 35Ms drive must be used for troubleshooting since there have been changes in printed circuit boards, power supplies and drive wiring.

\*These parts are down-ward compatible (new part will work on old style drives). The new velocity transducer can be identified by a vellow dot on the plug.

PAGE	672	PAGE REVISION	^	PUBLICATION DATE	MAY 1974


#### 

Title	TORSION ROD CHECK			Tech Ti Number	
All	Processor Applicability	Author	Roger Partridge Rev	A	Cross Reference
x		Approval	Dick EdwardsDate 11/1	L6/72	

Physical damage to read/write heads has resulted from incorrect torsion rod positioning. This situation has occurred after unloading and then reloading torsion rods.

Whenever performing any maintenance on the read/write heads, where unloading/loading is necessary, make sure the torsion rods are all properly positioned by performing the following steps.

- 1. Move head load links up and down several times. There should be no binding.
- 2. Reload torsion rods and tighten head load latch holding screws.
- Using a flashlight and a dental mirror head close to the head(s) (do not touch heads) examine the torsion rod for proper positioning. (See drawings below).
- 4. Torsion rods must not be out of position.
- 5. All torsion rod tips must be resting on load buttons.
- All cam follower surfaces of the head assembly must move freely within the head load cam.



Title	RP02S and RP03 Hea	Tech T Numbe		
All	Processor Applicability	Author Ray Drue	e Rev 0	Cross Reference
х		Approval Lou Nay	Date 10/17/72	

Recently, some heads were found to cause very intermittant errors because the signal cable was raised far enough off the Headarm to come into contact with the diskpack surface. Eventually the insulation wore away resulting in shorts.

The point in question is between where the cable exists the spring carrier and the first clamp on the Headarm.

Periodically check for this condition.

Title	RP02S/RP03 Pack G	Tech Tip Number	RP02S-TT-3			
All .	Processor Applicability	Author	Ray Drueke	Rev	0	Cross Reference
L <sub>X</sub>		Approval	Lou Nay D	ate 10/1	7/72	

Random errors on a Disk Pack Drive may be caused by poor pack grounding at the bottom of the spindle. The grounding contact should be checked for wear every 6 months and replaced as necessary.

Required parts for RP02S and RP03 are:

29-17612 Spindle Contract 29-17613 Contact Retainer

Title	New Head Alignment	Tech Ti Numbe		
All .	Processor Applicability	Author R. Partridge	Rev <sub>0</sub>	Cross Reference
	15 9	Approval Dick Edwards	Date 10/31/72	RP02-TT-4

# COMPANY CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

FIFLD SERVICE TECHNICAL MANUAL digital 12 Bit 🔽 18 Bit 😨 16 Bit 🔯

Option or Designator RP02S

36 Bit 🔽

DELETION OF TOP COVER INTERLOCK SWITCH ON 701. Tech Tip Title 714 and 715 DISK DRIVES RP02S-TT-5 (RP02S/RP03) Number Processor Applicability Author John Hyslop Cross Reference Rev ΔII Date 11-22-72 Approval Lou Nav &

> The ITEL/ISS model RP02's and RP03 disk drives manufactured after August 14, 1972, no longer use a top cover interlock switch. ITEL/ISS Engineering has deleted this part. The switch is no longer available as a replacement part. this switch fail, remove and discard it. Tie the normally closed lead and the ground lead together to bypass the switch function.

Title	RP02/RP02S CABLES					Tech Tip Number	
All	Processor Applicability	Author	Dick	Heckenberg	Rev	0	Cross Reference
	9 10 11 15	Approval	Burt	Beyers Date	02/	L3/73	RP02-TT-8

Title	DATA E	RROF	s c	AUS	ED	BY :	INCORRECT DRIV	E BELT	INSTALL_	Tech T Numbe	P RP02S-TT-7
All	Pro	cesso	Apı	olicat	ility	'	Author John Hy	slop	Rev	0	Cross Reference
L							Approval Lou Nay	h	Date, 03/3	30/73	RP03-TT-6

Title	BRUSH RETRACT SWITCH	Tech Ti Numbe		
All	Processor Applicability	Author Ken Bouchard	Rev ø	Cross Reference
х		Approval Lou Nay &	Date 5-1-73	

If the brush retract switch is out of adjustment, turning CBl OFF then ON may prevent the drive from powering up using the switch on the front of the drive. Evidently, turning OFF CB1 causes the brush arm to move slightly, therefore, if the switch is not positioned to allow for some leeway the switch will open and the logic thinks the brush is in the pack and the drive won't power up. The switch should be positioned so a clearance of .02 to .03 inch exists between the switch body and actuating CAM.

### **COMPANY CONFIDENTIA**

PAGE 677 PAGE REVISION D PUBLICATION DATE SEPTEMBER1973

CPL

Title	NEW CUSTOMER ENGINEE	ip RP02S-TT-9		
AII	Processor Applicability	Author L.E. Bales	Rev g	Cross Reference
	9 10 11 15	Approval Lou Nay a	Date 6-13-73	RP02-TT-11

The CDC Eleven-High engineering disk pack has, besides the usual head alignment and index sensor information, additional pre-recorded information for use as a maintenance aid.

Refer to RP02-TT-11 for use and specifications.

Title	DEFECTIVE FORWARD ST	OP ON RPO2S & RPO3 Disk Driv	Tech To Numbe	ip r RP02S-TT-10
All	Processor Applicability	Author John Hyslop Rev	ø	Cross Reference
	9 10 11 15	Approval Lou Nay & Date 7-1	8-73	RP03-TT-8

The following information is from ISS/ITEL Field Engineering bulletin #35-0004:

The forward stop on all RP02S and RP03 disk drives should be inspected on the next P.M. for horizontal or vertical fractures. The fractures are caused by the mounting cap screw penetrating into the unthreaded portion of the hole. If the forward stop is fractured, replace the carriage assembly immediately to prevent HDI.

Title	1										Tech Ti Number		
All		Proce			abilit	y	Author	Lou	Nay		Rev	A	Cross Reference
	9	10	11	15			Approval	Lou	Nay	ADate	8-	9-73	

There appears to be some confusion on part numbers for heads on the RP02S and RP03 drives. The correct numbers for RP02-S are:

DRIVE	HEAD TYPE	VENDOR NUMBER	DEC NUMBER
RP02S	AU	99000697-1	29-17647
(714)	AD	99000701-1	29-17648
	BU	99000705-1	29-17649
	BD	99000709-1	29-17650

and NO others.

			_			_
d	Ħ	g	I	t	а	

12 Bit 🗍

16 Bit 🗶 | 18 Bit 🗶

Option or Designator

RP02S

36 Bit 😿

Title	MODULE REMOVAL			Tech Ti Number	P RP02S-TT-12
All	Processor Applicability	Author L.E. Bales	Rev	ø	Cross Reference
	9 10 11 15	Approval Lou Nay L Dat	te 9-1-	73	

When removing or installing modules, caution should be exercised or demage to components on the module can result.

The AGC (SLOT A21) and Cylinder Detector (SLOT A20) modules are particularly vulnerable. The AGC module has components which are located near the back edge of the module. These components can be easily damaged if the grip type module extractor is used. Use only the extractor tool (DEC #29-17766) recommended by ISS. The paddle connector cable (SLOT A19) interferes with components located on the bottom of the cylinder detector module upon removal or insertion. To eliminate possible damage to components, hold the cable away from the cylinder detector module when removing or inserting.

Title RP02S/RP03 INDICATOR BOARDS Tech				PRP02S-TT-13
All	Processor Applicability	Author Ed Bruckert	Rev g	Cross Reference
x		Approval Lou Nay	Date 3-11-74	

The following was a speed note in the old tech tip manual. A recent incident indicates the need for re-itteration.

Field Service has designed a plug-in module which displays fifty status bits, i.e., FILE UNSAFE, difference counter, head address register, and servo control signals. The board used LED's as indicators and is easily used.

1. Turn off logic power.

2. Open logic door, plug module into socket #10.

Apply logic power.

Future site spares will include this special module. All sites with I.S.S. disk pack drives can order it from the Field Service stockroom, P/N 29-19339. At a later date the module will have the number G973.

#### \*\*\* P E C I A L N O T E \*\*\*

Be sure the module you receive has the etch cut at pin 52. Since it was designed, a change was made to the drive which brings -48 volts to pin 52. If the test module is inserted without having cut this etch, considerable damage will be caused to the drive (smoke).

PAGE 679	PAGE REVISION	A	PUBLICATION DATE	May 1974

Title REPLACEMENT, MATRIX PWA Tech Tip Number RP02S-TT-14					
All	Processor Applicability	Author L.E. Bales	Rev	Ø	Cross Reference
x		Approval Lou Nay & Date	4-1	8-74	

When replacing a Matrix PWA in an RP025 or RP03 insure that the revision level (dash number of vendor part number) of the replacement module is the same as the one being replaced. Use the following part numbers when ordering a Matrix PWA.

DEC PART #	VENDOR PART #
29-17658	75000065-2
(use vendor part #)	75000065-3

						CPL	
di	gital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator	
		12 Bit 🗌	16 Bit 🔀	18 Bit 🗌	36 Bit 🔀	RP03	
Title	INCORRECT	REFRESHIN	G OF RP03'	BY 5.04	and 5.05	Tech Tip	

MONITORS Number RP03-TT-1 Cross Reference Processor Applicability Author Rev Αij Keith Cove Х Approval e~ Date

URGENT --- SITES WITH RP03's --- URGENT

The 5.04 and 5.05 Monitors have incorrect code in the RP03 Refresh routine in the once-only code. The monitor will type the following message: "DPAX is an RP03 drive, pack was written on RP02" and refuse to continue.

The problem has been evaluated by Software Support and a Monitor Change Order #3203 generated to fix the code.

Contact your local Software Support Office to schedule installation of this code. They are being notified in the large buffer of 9/25 of this fix.

Title	RP03	INSTAL	LATION	s					Tech Tip Number	RP03-TT-2
All	Proc.	essor App	licability		Author	Mike Ro	hev	Rev	0	Cross Reference
	10				Approval	Lou Nay	ريّ Date	12/	8/72	

In order to properly install RP03's it is necessary to install the following ECO's:

- 1. Installing RP03's mixed with Memorex RP02's: RP02 ECO Number 54
- 2. Anv RP03 Installation: RP03 ECO Number 1

It is also advisable to place the RP03's as the first logical units if it is a mixed drive -10 system. This is due to the fact that the new diskpack reliability diagnostic (DARPC or DCRPC) has the unfortunate problem of using the first drive that is ready to base the maximum cylinder address that will be tested if running more than one drive at a time.

Title	RP03 RANDOM READ ERF	Tech T Numbe	ip RP03-TT-3		
All	Processor Applicability	Author John Hyslop	Rev	0	Cross Reference
L	10	Approval Lou Nay Date	12/	12/72	

ISS has informed us that random read errors can occur on certain RP03 drives that contain a new style power driver, part #76000613-10 and a standard sum amp pulser, part #75003720-3. In drives that use the new power drivers, ISS has been selecting sum amp pulsers in final test. This means that sum amp pulser cards carrying a 75003720-3 part number may not be interchangeable in later model RP03's.

An ECO is in process to field retro-fit all drives with a new sum amp pulser carrying a 75003720-5 part number. This pulser will work reliably with the new power drivers. Parts and documentation should be available in 90 days.

As an interim solution, ISS has supplied us several tailor-made pulsers with a 75003720-4 part number. These are to be used as replacement parts in RP03's using the new power drivers. They are available only on a Pl basis from the Maynard stockroom. The standard sum amp pulser can still be used with the older style 76000613-8 power drivers.

Some later model drives have been shipped to the field with sum amp pulsers selected in test. If you have one of these drives and it is running reliably, leave it as it is until the ECO'ed pulsers are available. Do not order a 75003720-4 pulser as a standard office or site spare. These are tailor made boards and will be changed by a pending ECO.

Title	PROPER WARM UP PER	RIOD FOR	HEAD ALIGNMENT	Tech Ti Numbe	ip RP03-TT-4
All	Processor Applicability	Author	Jim Kenworthy Rev	0	Cross Reference
	45 10	Approval	Lou Nay & Date 02/	12/73	

The CE pack must be run on the drive to be tested at least 2 hours to achieve temperature stability before alignment is attempted.

Title RP03 ACCESS TRANSDUCE	R POSITION SIGNAL PHASE S	SHIFT Tech Ti Number	P RP03-TT-5
All Processor Applicability	Author John Hyslop	Rev 0	Cross Reference
11/4 10	Approval Lou Nay L- Date	03/30/73	

The following information is from ISS/ITEL Field Engineering Bulletin #035-002.

Model 715 (RP03) Disk Drive Access Transducer position phase shift can be significantly reduced if the glass gratings are aligned between 0.002 and 0.003 inches. Change Access Transducer Adjustments Grating Proximity in all 715 Operation and Service manuals.

#### **LUMPANY CONFIDENTIAL**

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 16 Bit X 18 Bit 36 Bit X	RP03

Title DATA ERRORS CAUSED BY	INCORRECT	DRIVE BELT	INSTALL	Tech Tip Number	RP03-TT-6
All 11 /	Author J	ohn Hyslop	Rev	0	Cross Reference
45 10	Approval L	ou Nay L I	Date 03/3	0/73	

The following information is from ISS/ITEL Field Engineering Bulletin #035-003.

Drive Motor Belts which are installed with the smooth side out may cause soft read errors. During the next preventive maintenance check, verify that the drive motor belt is installed with the smooth side in. If the belt is incorrectly installed, remove the belt and clean pulley surfaces. Install a new belt with the smooth side in (e.g., smooth side against the pulley surface).

In addition, the plastic grommet on the motor plate should be checked to insure it is not binding. This can be done by turning the drive motor so as to loosen the belt. The motor and plastic grommet should go back into place easily.

Title	NEW CUSTOMER ENGINE	Tech T Numbe		
All .	Processor Applicability	Author L. E. Bales	Rev gr	Cross Reference
	45 10	Approval Lou Nay 🕰 I	Date 6-13-73	RP02-TT-11

The CDC Eleven-High engineering disk pack has, besides the usual head alignment and index sensor information, additional pre-recorded information for use as a maintenance aid.

Refer to RP02-TT-11 for use and specifications.

Title	DEFECTIVE FORWARD	STOP ON	RP02S	& RP03.	Disk Dri	Tech Tip	P RP03-TT-8
All	Processor Applicability	Auth	<b>or</b> John	Hyslop	Rev	ø	Cross Reference
	11/ 10	Appr	oval Lou	Nay &	Date 7-	-18-73	RP02S-TT-10

The following information is from ISS/ ITEL Field Engineering bulletin #35-0004:

The forward stop on all RPO2's and RPO3 disk drives should be inspected on the next P.M. for horizontal or vertical fractures. The fractures are caused by the mounting cap screw penetrating into the unthreaded portion of the hole. If the forward stop is fractured, replace the carriage assembly immediately to prevent HDI.

PAGE683	PAGE REVISION	_	
11405083	ILLAGE REVISION	R	PUBLICATION DATE August 1973

Title	RP03 HEAD PART NUI	MBERS				Tech Tip Number	RP03-TT-9
All	Processor Applicability	Author	Lou Nay		Rev	A	Cross Reference
^"	11/	Approval	Lou Nay	<b>€</b> _Date	4-1	8-74	

There appears to be some confusion on part numbers for heads on the RP02S and RP03 drives. The correct numbers for RP03 are:

DRIVE	HEAD TYPE	VENDOR NUMBER	DEC NUMBER
RP03	AU	99004027-1	29-19014
(715)	AD	99004026-1	29-19015
	BU	99004025-1	29-19016
	BD	99004024-1	29-19017

#### There are NO others

Title	MODULE REMOVAL		Te No	ech Tip umber RP03-TT-10
All	Processor Applicability	Author L.E. BALES F	Rev	g Cross Reference
	145 10	Approval Lou Nay Law Date	9-1-7	3 RP02S-TT-12

Modules can be damaged if the wrong removal tool is used. Refer to  $\ensuremath{\mathtt{RP02S-TT-12}}$  .

Title	RP03 HEAD ALIGNMENT			Tech T Numbe	ip RP03-TT-11
All	Processor Applicability	Author J. Kelleher	Rev	Ø	Cross Reference
	11/ 45 10	Approval Lou Nay La Date	9-1	-73	

When aligning heads on a RP03, there are several things to remember:

- 1. Jumper A17 32 to A17 2 A6 - 1 to A6 -19
- The drive has to be warmed up with the IBM back spinning for 2 hours minimum.
- Heads have to be positioned to cyl. 146<sub>(10)</sub> 222<sub>(8)</sub> for a minimum of 15 minutes prior to alignment.
- 4. Scope inputs are:

5. Trigger external positive on A6-14

Due to much tighter specifications on the RPO3, head alignment is much more critical than on the RPO2. The object is still the same. To get the left half of the cats eyes equal in length to the right half, but eyeing the scope for this is not accurate enough for the RPO3, so the vendor has supplied a test point (A6-13) which makes alignment much easier to detect.


If head alignment is close but still out of alignment, there will be a pulse with a waterfall type effect. The object is to adjust the nead to climinate this on the trailing edge. Whether this crosses the center of the cats eye is irrelevant, the object is to get the cleanest trailing edge possible.

digital		FI	EL	LD SERVICE TECHNICAL MANUAL						0	Pption or Designator					
	12 Bit 16					16 Bit	<u> </u>	_	8 Bit			36 Bit				
Title	Title Possible Miswired or Misassembled Resistor Bracket Assembled on 714 (RP02 ) and 715 (RP03) Disk Drives					embl	¥ech ≀ Numb									
All	All						Cross Reference									
Х				ł			Approv	al Jo	ohn	Hys	lop	D	ate	2/2:	7/74	1

From ISS Field Engineering Bulletin No. 35-0005:

The following problems have been encountered in drives in which the resistor bracket assembly (P/N 88000733-X) has either been miswired or contained resistors of the same value: <a href="mailto:seek incomplete">seek errors</a>; or dropping ready. Should a drive exhibit these symptons, verify that resistor R13 is 0.5 ohms and connected between PD1-7 and PD1-14, and resistor R14 is 0.8 ohms and connected between PD1-15, and inductor L2. If resistors R13 and R14 are wired in reverse, change the wiring to agree with above instructions. If resistors R13 and R14 are the same value (i.e., 0.5 ohms or 0.8 ohms), replace the resistor bracket assembly.

In addition to the above problems, the parts catalogs for 714 and 715 type drives depict R13 and R14 in the wrong position in the bracket assembly. Replace the Resistor Bracket Assembly figure in the parts catalog with the following figure.



PAGE

				(	CPL
Title	NOISE ON READ CABLE			Tech Ti	
All .	Processor Applicability	Author R. Yurko	Rev	ø	Cross Reference
		Approval Lou Nay Low Date	9-1	9-73	

Two RP03's received in the field showed an identical problem. This problem showed itself as a failure to format properly the high cylindors and/or random read/write failures on the high cylinders. The problem has been traced to excessively long lead-in wires from pins five and six of socket five to the coaxial cable leading to the units buss, in both cases the black and yellow lead-in wires were in excess of five inches and seemed to allow cross-talk or noise into the read cable.

The vendor has been contacted and has set up procedures to catch this problem.

Title	RP028/RP03 INDICATOR	Tech Ti Number		
All	Processor Applicability	Author Ed Bruckert Rev	ø	Cross Reference
×		Approval Lou Nay &- Date 4-11	-74	RP02S-TT-13

Before using an Indicator Board that you personally have not used before, make certain that the etch is cut going to pin 52 per RP025-TT-13.

Title	REPLACEMENT, MATRI	Tech Ti Numbe	ip RP03-TT-16		
All .	Processor Applicability	Author L.E. Bales	Rev	ø	Cross Reference
x		Approval Lou Nav 2 Date	4-18	-74	RP02S-TT-14

When replacing a Matrix PWA refer to RP02S-TT-14.

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 🗌	16 Bit 🖳	18 Bit 🗌	36 Bit 🔽	RPO4A

Title	Tachometer Gain Adjus	tments	Tech T Numbe	
All	Processor Applicability	Author Fred Larson	Rev 0	Cross Reference
Ĺ	10   11	Approval Chris Ball Da	ate 8/6/74	Tech Tip #7

To maintain tachometer gain variations within limits, the glass position signals must be adjusted at the following time intervals:

- When drive is installed,
- One month after installation.
- Four months after installation.
- 4. Ten months after installation,
- 5. One year intervals thereafter.

Title	Header Compare and F	Tech T Numbe	ip r RPO4A-TT-2	
All	Processor Applicability	Author Fred Larson	Rev <sub>0</sub>	Cross Reference
	10 11	Approval Chris Ball	Date 8/6/74	

Presently any operation except read header and data or write check header and data will terminate immediately after (HCE) or (FER) is set. This does not allow for a header CRC comparison. Thus, if due to a read problem, we drop or pick the flag bit, we will set (FER) without f(RCC). Additionally, if we drop or pick a bit in the cylinder address or sector/track address words, we will set (HCE) without (HCRC). This may cause some confusion, as a common read problem may appear to be a positioner or DCL problem.

Title	itle Power Driver and Filter Bracket Replacement Number				iP RPO4A-TT-3
All	Processor Applicability	Author	Fred Larson Rev	0	Cross Reference
	10   11	Approval	Chris Ball Date 8/	6/74	ITEL TECH TIP #68

The EMA filter bracket assembly (29-21417) and the power driver assembly (29-21270) should always be replaced as a palr

PAGE	687	PAGE REVISION A	PUBLICATION DATE	October	1974

Title	Removing or Insertic	n of PCB's or Cables	Tech Ti Numbe	p RP04A- r TT - #4
All	Processor Applicability	Author Fred Larson	Rev 0	Cross Reference
		Approval Chris Ball	Date 8/6/74	ITEL Tech Tin#58

Allow at least 15 seconds discharge time after powering off the RPO4 before attempting to remove or insert any PCB's or cables.

Title						 rs			Fip RP04A - er TT - #5
All	P	rocesso	r Ap	plicat	ility	Author Fred Larson	Rev	0	Cross Reference
	10	1				Approval Chris Ball	Date 9/16	/74	1

A Class B error, such as HCE, disables Data Transfer but does not inhibit Sync Clk. If such an error occurs, bad parity will be set on the data bus by the RP04. The resultant error printout will indicate a data bus parity error as well as the original error. This affects the RH10 only. The RH11 is not affected due to its data bus buffering capabilities.

Title	Dual Controller Testi	ng					p RP04A r TT - #6
All	Processor Applicability	Author	Fred Larson	R	ev	0	Cross Reference
~"	10 11	Approval	Chris Ball	Date 9	/16	/74	

Presently RPO4's leaving Westfield as single controller machines are not being tested in their dual controller configuration. Be aware that all dual controller logic has not been tested and that this untested logic may be the source of any problems that arise during the field installation of this feature.

This omission has been corrected and any RP04 leaving Westfield after October 15, 1974, will be fully tested.

Title	Switch Function Title	Change	Tech T Numbe	P RP04A r TT - #7
All	Processor Applicability	Author F. Larson	Rev 0	Cross Reference
1	10 11	Approval Chris Ball	Date 9/16/74	

A Phase-In ECO has been released by ISS which changes the switch function title "Port Lock" to "Controller Select." This is a title change only and does not alter the function of the switch.

Title	LOOK-AHEAD REGISTER	FAILURE				Tech Ti Number	P RP04A TT - #8
All	Processor Applicability	Author	Fred	Larson	Rev		Cross Reference
~"	10	Approval	Chris	Ball	Date 9	/16/74	

Test"Seccnt" in MD-10-DCRPF may fail when running with a 16-bit formatted pack. The resulting error printout indicates that the extension field of the look-ahead register has been reset. This is due to the extension counter being reloaded to \$\mathbb{g}\$ at count 608 10 instead of 61010. This problem PAGE 688 should not affect customer operation and will be corrected DECIZI(AND-1190N3/4 with a phase-in ECO.

di	gital	FIELD S	SERVICE	TEC	INIC	AL N	AANUAL	1	on or Designat
		12 Bit 2	16 Bit		8 Bit		36 Bit 🗌	1	
Title	HARDWARE	PROBLEMS	EXISTING	WITH	RF08	AND		Tech Tip Number	RS08-TT-1

Author

Approval

Processor Applicability

ΑII

		pplicability		Author		Free		Rev	Number	Cross Reference
Title	OHM METER	TESTING	OF	DISK	HEADS	IN	RF/RS08	-DF32	Tech Ti	P RS08-TT-2

W. Cummins

C. Cline

Approval W. Cummins

Rev

7-31-72

7-31-72

Date

Date

0

Cross Reference

RF08-TT-2

DF32-TT-7

Title	RS0	3-TA	TRAC	CK V	WRITER	PROBLE	4			Tech Tip Number	RS08-TT-3
All	Pı	ocesso	r Appi	licab	ility	Author	в.	Freeman	Re	v 0	Cross Reference
	81	1	11			Approval	w.	Cummins	Date 7-	31-72	

A problem has been encountered in the use of the RSØ8-TA Timing Track Writer. If, after the timing tracks have been recorded, errors indicating a parity error are encountered when running the Disk Data Maindec, the Track A pulses may have been recorded improperly. This can be verified by syncing on a failing address and checking pin 800 in the RSØ8. If the thirteenth pulse occurs within a shorter time interval than the other twelve, the timing track writer has written the track improperly. The problem can be remedied by re-routing wires in the RSØ8-TA. The wires on the output of the Track C writers must be moved away from those on the Track A writers. The wires on A21K thru A21R, and B21K thru B21R should be moved away from the wires which run from the logic blocks to the metal plate on which the switches are mounted.

	Title	RS08 CLEANING KITS FO	OR DM1 S	SURI	FACES			Tech Ti Numbe	
١	All .	Processor Applicability	Author	c.	Cline		Rev	0	Cross Reference
į	l	81	Approval	w.	Cummins	Date	7-3	1-72	

DMI cleaning kits are now available to the field. Each RSØ8 kit (suitcase) should contain two DMI cleaning kits along with its present complement of paraphernalia. Each time a DMI disk is cleaned discard the used DMI kit completely and order a new one.

PAGE 689 PAGE REVISION 0 POSECOTION DATE July 1972

Title	RS08 CLEANING PROCED		Tech T Numbe	
All	Processor Applicability	Author C. Cline	Rev	Cross Reference
L	81	Approval W. Cummins	Date 7-31-72	

In future RSØ8 disk units there will be two kinds of surfaces used. One will be the original Techmet surface which is silver and highly polished. The second is a new surface, DM1, generally a dark blue and/or yellowish color. Variations in color and spots need not be of concern.

with the phasing in of a new disk, an entirely new cleaning procedure was developed. Its purpose is to resist corrosion and lubricate the surface. Each disk kit (suitcase) will be supplied with enough DEC cleaning fluid and lint free towels to clean one DMI surface.

NOTE: This cleaning fluid is to be used only on the DM1 surfaces, continue using current procedure on Techmet surface.

The DMl cleaning procedure is as follows:

- 1. Use special DEC cleaning only on DMl disks.
- Mount the disk on a spin stand. Apply DEC cleaner to a clean lab towel and wipe the surface of the disk. Use the clean side of the towel to wipe the disk surface dry.
- Apply DBC cleaner on disk surface. Let a thin layer of the solution stand on the disk surface.
- After the solvent completely evaporate, this another clean lab towel and start buffing the surface, using clean sides of the towels after every few strokes.
- Continue buffing using new towels whenever necessary until there is no dark spot or stain on the disk surface.
- 6. Wipe the edges of the disk. The disk is now ready to be mounted on the hub.
- 7. After mounting the disk, slowly turn it by hand.
- If it feels hard to turn, remove the disk and rebuff with dry towels. If the disk is properly buffed, the heads will not stick to the disk.
- Reassembly of the disk is exactly as before.

NOTE: If the disk surface has not been buffed satisfactorily the excess DEC cleaner can get collected on the Ferrite pads. When reassembling the disk units the heads must be cleaned and examined in the usual manner.

d	A	M	A	П		П
ш	U	a	Ш	Ľ	۵	Ц

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit 🔽 16 Bit 🧻 18 Bit 🦳 36 Bit 🗀

Option or Designator
RS08
to RS08TA

Title	SENSITIVE TIMING TR	ACK CABLES	Tech Tip Number	
All	Processor Applicability	Author O. Josbacher	Rev 0	Cross Reference
x		Approval H. Long Date	09/20/72	

Most timing track cables are sensitive to pressure or sharp bends. This shows up by securing the cable by hand or bending the cable while the disk is being exercised, "Hardware Errors" will result. Such errors are only of momentary nature and occur at the instant the pressure is applied. There is no after effect and this phenomenon is not observed under normal operating conditions.

/mt

Title	LEAKS AROUND ABSOI	LUTE FIL	TER	3		Tech Tip Number	RS08-TT-7
All .	Processor Applicability	Author	J.	Kilkenney	Rev	0	Cross Reference
х		Approval	w.	Cummins Da	te 09/2	0/72	

When replacing the absolute filter, check to see that the rubber strip at the top of the filter makes a good seal with the filter top cover.

If it does not, remove the rubber strips from the old filter and replace in the bottom of the filter holder, so that the new filter will be higher in the filter holder and so provide a good air tight seal.

/mt

PAGE	<b>6</b> 91	PAGE REVISION	0	PUBLICATION DATE	September	1972
------	-------------	---------------	---	------------------	-----------	------

Title	Fan Kit	for R	SØ8-TA			, , , , ,		Tech T Numbe	ip r RS98TA-TT-1
All	Proces	sor Applic	cability	Author	Ron	Pelletier	Rev	ø	Cross Reference
8				Approva	Ray	Turcotte Date	6/1	1/74	

The Fan Kit is an option offered by DEC for all RSØ8-TA. It's purpose is to prevent over heating of the logic, over prolonged periods of use. The kit can be ordered under the following number: 7010023-00.

The kit consists of the following items:

l Fan		12-1Ø719
l Bracket		74-11989
1 Power Cord		17-ØØØ15-6
2 Phillips Head Screws	6-32 x 3/8 lg	9 <b>ø-ø</b> 6 <b>ø</b> 37- <b>ø</b> 2
2 Kep nuts	6-32	9 <b>ø-ø</b> 8185
2 Flat Ph. Hd. Screws	8-32 X 3/8 lg	9Ø-Ø6Ø22-Ø1

Cost of the Kits is \$9.00.

For Further information, contact Ron Pelletier, Maynard, EXT. 6102.

	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
digital					SOFTWARE
	12 Bit 🔀	16 Bit 📗	18 Bit	36 Bit	

Title	BOMBING OF RIM ON TA	PE READ			Tech Ti Number	p Software TT#1 r
All	Processor Applicability	Author	Bob Nunley	Rev	0	Cross Reference
''''	8 8S 8E 8I 8L	Approval	W. Cummins	Date 7-31-	-72	

When using RIM and starting to read the tape before leader/trailer code, hole 8, it is possible to bomb a location of RIM loader and result in an incorrect load or halting the load by putting RIM into a loop. The problem may look like a hardware error, but is actually proper operation of RIM.

When RIM is first toggled into memory, there is some number in 7776 possibly in the area of RIM: or if RIM is in memory and a tape has been read to the end, at the end of tape some number is deposited in 7776 - this happens most with the high speed reader. When the new tape to be read is started before the leader-trailer, the 0000 word read is treated as data and is stored indirectly from location 7776. This happens because RIM, looking for hole 8, (leader-trailer) 7776. This happens because RIM, looking for hole 8, (leader-trailer) 7776. (SPA-no hole 8) but not the skip at 7772 (SNL-no hole 7) and the instruction in 7773 is DCA-I-7776, therefore, some location gets zeroed. This does not happen with BIN because the location which contains the destination address is set to zero during the first two characters read and incrimented until hole 7 is encountered, then set to the correct address to be loaded.

#### These are cures:

- 1) Insure the read starts on hole 8.
- 2) Set 7776 = 0000 before beginning the read.

Title	81/8L INSTRUCTION I	Tech T Numbe	ip Software TT-2	
AH	Processor Applicability	ability Author Chuck Sweeney Rev		Cross Reference
	81 81	ApprovalBill Cummins Date 7-3	31-72	PDP-81 & 8L

There is an error in the High Speed Rim Loader listing on the 81/8L instruction card; location 7765 should contain 5374, not 5357. Although many Rim format tapes will load properly, Checkerboard High will not.

Title	PDP-12 PROGRAMS			Tech Ti Number	P Software-TT-3
All	Processor Applicability	Author	Rev	0	Cross Reference
L	12	Approval H. Long Date	8/17	/72	

The Fortran Operating System sent out an LAP6-DIAL V2 will not work and will alter the tape mark track. This program is called "FORSYS" on the index. The paper tape version sent does work. Please inform your customers they can use the PIP program to put the paper tape version on DIAL.

On PDP12 systems that have trouble running the latest demo tape, set the A.C.I.P. delay to 160ms. This is true only if the problem manifests itself as a motion problem in searching for a particular block. Design Engineering is working on the final solution.

Title	Numbe								p Software-TT-4					
All	All Processor Applicability					Author				Rev	0	Cross Reference		
	12							Approval	н.	Long	Date	8/17	/72	

Dial will not mark or copy properly, and has problems while operating. The M901 cabbe connectors used in the PDPL2 have pins U1 and V1 routed through two 10 ohm resistors. Since the holes through the board are no longer plated through a bottom soldering will not ensure good electrical contact for these runs.

The solution is to resolder the resistors on the top of the run on all M901 cables in the field. Cable production will resolder any cables now being built. ECO M901-00001 will assure this does not happen in the future.

Title		Fo	cal	16	9 w:	ith	AP:	I on PDP	-12				Tech Ti Numbe	p Software-TT-5
All Processor Applicability				Author	Author Rev			0	Cross Reference					
L	12							Approval	н.	Long	Date	8/17	/72	

FOCAL '69 (DEC-08-AJAE), while executing its initialization code, issues a 6762 (clear TC01 status register A) which is also used in the new PDP-12 API (Automatic Priority Interrupt) hardware. Therefore, if you are running on a PDP-12 with API this instruction must be NOP'ed.

To correct this problem, do the following:

- 1. Set left switches = \$2\$\$
- Set F stop key
- 3. LO FOCAL4K, Ø (from DEC-12-SE2E-U0)
  - 4. When the machine halts, set left switches 4376; right switches equal 7000; press the fill key
  - 5. Make sure the machine is in PDP-8 mode, set the left switches = 0200
  - 6. Press start left switches switch

To correct the DIAL System Tape (DEC-12-SE2E-UO) change the following tape block:

BLOCK = 237

WORD = 376

FROM = 6762

TOP = 7000

d i g	i t a l
-------	---------

#### FIELD SERVICE TECHNICAL MANUAL

18 Bit 36 Bit

Option or Designator SOFTWARE

Title	PDP-12 DIAL-MS		Tech Ti Numbe	
All	Processor Applicability	Author	Rev 0	Cross Reference
'	1,2	Approval H. Long	Date 09/14/72	

PATCH TO FORCE LINCTAPE TO BE THE SYSTEM DEVICE

16 Bit 🗍

12 Bit X

- There are a number of occasions when it is desirable that DIAL-MS not use a disk as the system device, even though one is present on the system. Among these instances are the following cases:
  - Using the FPP Assembler on a system with on DF32 disk: the Assembler requires DIAL-MS, but also requires that if DF32's are used as the system device, at least two must be present.
  - 2. Using Focal -12 under these same circumstances.
  - Initializing a tape on a system with an inoperable or malfunctioning disk.
  - Starting up DIAL-MS on a system in which the disk must not be overwritten, e.g., in a CL-12 or PS-12 situation.

The following patch to the DIAL-MS system tape solves this problem by allowing sense switch 0 to affect the choice of a system device. If SSØ is in the Ø position, DIAL-MS is initialized in the same Manner as ti currently is. If SS 0 is in the 1 position at the time of initialization, however, Linctape will be chosen as the same device regardless of what disk are present on the system.

BLOCK	REL. LOCN.	OLD VALUE	NEW VALUE
310	014	0	0440
310	015	0	6036
310	016	0	0002
310	017	0	5766
310	035	0011	6014

	Title	(	C P	Te	st	3	(L	inc	: М	ode Instruction	Test)		Tech Ti Numbe	
I	All	Pro	oce:	ssor	App	olica	bil	ity		Author		Rev	0	Cross Reference
		12		-		l				Approval H. Long	Date	09/	14/72	

CP Test 3 checks for a set teleprinter flag at location 5054; if the flag is cleared, it does a jmp.-1 and waits for it to come up. However, the current page bit is not set (0200) and it end up on page Ø with resulting core gobling gobbling.

Solution: LOC: 5055 is: 5054 should be: 5254

PAGE 6 95 PAGE REVISION B PUBLICATION DATE July 1974

Title	OS-8 DECTAPE FAILUR	ES	Tech Ti Numbe	Tech Tip SFTWRE-TT-8			
All .	Processor Applicability	Author D. Herbener	Rev 0	0 Cross Reference			
8's		Approval F. Purcell	Date 12/01/72				

When using OS-8 DECtape Systems, the bootstrap loads information into field Ø and then 1 and begins executing at 7642 in Field 1. However the bootstrap starts at 7643. If the instruction in 7642 is a jump or IOT strange symptoms will occur. In fact it may appear as an intermittent hardware failure because if you try it two or more times the same results may be obtained. The DECtape may also be destroyed permanently if any DECtape IOT's are issued. A new version of )S-8 is coming out to correct this in a few months.

Title	DEC AS FATCH TO RANGO	MIZE ROTATION	Tech Ti Numbe	PSFTWRE-TT-9		
All	Processor Applicability	Author D. Herbener/ShelleyRev	0	O Cross Reference		
		ApprovalF. Purcell Date 01/24	1/73			

Without a real time clock, DEC/X8 does not do a random job rotation. The following patches will allow rotation to be randomized.

1. If the machine does not have power fail change the following:

Location		Contents					
01617	-	7000	Change	to	2177		
01621	-	7240	Change	to	5225		

 If the machine does <u>not</u> have a time share option, change the following:

Location		Contents			
01625	_	7000	Change	to	2177
01627	_	6212	Change	tο	5232

NOTE: ONLY ONE OF THE ABOVE PATCHES NEED BE PUT IN AT ONE TIME.

IF YOU ANSWER "YES" TO POWER FAIL OR TIME SHARE DURING THE BUILDING PROCEDURE, LOCATIONS 01617 OR 01625 MAY NOT CONTAIN NOPS.

Rev. B of DEC-X8 monitor automatically does  $\,$  randomized rotation and above patches apply only to Rev. A.

d	ð	g	١		а		
---	---	---	---	--	---	--	--

12 Bit X

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit |

Option or Designator
SOFTWARE

Title	NEW TSS/8 RELEASE		Tech T Numbe	ip r SFTWRE-TT-10
All	Processor Applicability	Author R. Wilson	Rev ø	Cross Reference
	8's	Approval R. Turcotte	Date 7/24/74	

18 Bit

36 Bit |

A new version of TSS/8 (EDU-50) will soon be (or has been) released. This version is called 8.24 and replaces version 8.22B. The new monitor does things with the hardware that no other software (including diagnostics) has ever done. Therefore, hardware problems will show up at many sites. These problems should be fairly easy to locate, provided that the machine runs the old monitor dependably. The following comments may help to locate these problems. If problems persist, particularly in wierd configurations, please call Maynard X59/1. We may know of someone else who has had the same problem.

- A) The new monitor takes advantage of the fact that a DEC tape transport which is deselected while in motion continues to move, so that more than one tape can be moving at a time. When loading/dumping using INIT, all tapes should rewind and unload automatically. If one does not, that transport apparently does not work correctly. Under Monitor control, a bad symptom would be if 2 tapes were being used simultaneously, and one kept stopping for several seconds at a time when the other was selected.
- B) The DTRA (6761) instruction is used to transfer the contents of DEC tape status A to the AC. If any bits are missing, "ECtapes will behave strangely. Try executing 7249;6766; 761;7482. This loads status A and reads it back. The AC should be 7774 at the HLT. If this sequence is single-stepped, the AC will be 7574 instead.
- C) If the system includes RKØ5, make sure the priorities are right. RFØ8 (or DF32) must be priority Ø. RKØE must be priority 1 (install jumpers W2,W3,W5). DECtape will probably be priority 2. Make sure a priority is assigned! (KD8E-TT-2)
- D) The RKSE uses the same device code as terminal line number 20 (16 decimal) in the old monitor. Therefore, in all existing time-share systems (except 81/Dc98a) with at least 17 (decimal) interfaces (KLR/E and such), the device codes for line 20 must be changed. The new device codes are:

LINE NUMBER	DEVICE CODES	LINE NUMBER	DEVICE CODES
KØØ	93/94	к12	52/53
KØ1	40/41	K13	54/55
KØ2	42/43	K14	56/57
KØ3	44/45	K15	70/71
KØ4	46/47	K16	36/37
KØ5	34/35	K17	72/73
KØ6	11/12	K20	Ø6/Ø7
KØ7	30/31	K21	14/15
K1Ø	32/33	K22	16/17
Kll	50/51	K23	Ø5/65

Title	NEW TS	S/8 R	ELEAS	E		Tech T Numbe	ip r SFTWRE-TT-10
All	Processor Applicability			lity	Author R. Wilson	Rev <sub>0</sub>	Cross Reference
~"	8's				Approval R. Turcotte	Date 7/24/74	

E) For your convenience, here are the other device codes used by TSS/8:

```
Processor
Ø1-#2
                Reader/Punch
1ø
                Power Fail
13
                Real time clock, except traditional 8.
20-27
                Extended memory/time share
                Clock, (traditional 8), and PTØ8/KL8E
30-31-
40-47
                DC#8A (8I) and PT#8/KL8E
6Ø-62
                RFØ8/DF32
63
                Card reader and DF32 maintenance
64
                RFØ8
66
                Line Printer
67
                Card Reader
70-74
                689AG modem controller (8I/DC08A)
                RK8E and 689 AG modem controller.
74
75
                RK8F on systems with 689
76-77
                TCØ1/TCØ8
```


- F) Just in case someone tries to put an RK8F on a PDP-8/I with a DCØ8A and 689AG, be aware that the RK8F and 689 use the same device codes. The device code of the RK8F must be changed to 75.
- G) GDI optical-mark card readers on a PDP-9/I don't go "not ready" gracefully. (Reference Tech Tip CR8I-TT-3) If the customer complains of "hung device" messages on such a card reader, have him place a card in backwards at the end of the deck so that the timing marks will not be read. Monitor, finding zero columns, calls it end-of-deck.
- H) For systems with DF32/DF32D disk, and for a card reader, the MAINTENANCE/OPERATE switch must be in the OPERATE position.
- I) Some current installations have no high-speed reader. These customers will probably appreciate the use of a PMKØl for building the new monitor.

d	qital	FIELD SERVICE TECHNICAL MANUAL					Option or Designator	
		12 Bit 😠	16 Bit 2	X 18 Bit 3	SUPER	PER COVER		
Title	CORRECT	USE OF SUP	ER COVE	R CABLE CLAMP		Tech Tip Number	SUPR CVR-TT-1	
<b></b>	Processor A	pplicability	Author	Jeff Blundell	Rev	ø	Cross Reference	
All								

ODT

It is not true that cables need to be unplugged so that they can be threaded back through the hole in the rear of the super cover when you wish to remove the super cover for service.

The correct cable run is shown below:



# COMPANY CONFIDENTIAL

d i a	ital	FIELD SE	RVICE TI	Oı	Option or Designator TC01		
		12 Bit 🗶	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌		
Title	TC01	DECTape Inf	ormation			Tech Ti Number	
All	Processor A	pplicability	Author Cr	aig Showers	Rev	0	Cross Reference

Date

7-31-72

In TC01 DECtape library system tape # DEC-08-SUCO-UB, the "Escape" program can cause two undeterminable locations of Rim Loader to be destroyed. This problem has been corrected on tapes now being issued.

Approval W. Cummins

#### Field Solutions:

8E

- 1. Recopy Escape program from known good tape.
- 2. Reload Rim Loader after running "Escape" routine.

Title				EXERCISER	MAINDEC-0	8-D3B	B-D	Tech Tip Number	
All .	Proces	sor App	licability	Author			Rev	0	Cross Reference
L	8			Approval W	. Cummins	Date	6/6	/72	

The error condition affects the write/read test starting at location 0204 with test pattern 6 selected.

Test pattern 6 is a 7070 pattern that is written on the DECtape, then read back to the processor and verified. The error causes the program to execute test pattern 6 only once, then the program selects test pattern 5 (0707) erroneously.

Error printouts could then occur for both test patterns. No significant testing of test pattern 6 can be made.

To correct error change location 4642 from 5630 JMP I GNPAT5 to 5636 JMP I GNPAT6.

Title	ADJUSTMENTS FOR DECTA	APE SYST	EMS - Family of	8	Tech Tip Number	TC01-TT-3
All	Processor Applicability	Author Robert Nunley Rev			0	Cross Reference
		Approval	F. Purcell Dat	e 12/00	1/12	TU56-TT-9

IPAGE 707	PAGE REVISION	Δ	PUBLICATION DATE	December 1972
701	1		I OPPICATION DATE	

Title	PROBLEM WITH TC01-TU5	Tech T Numbe		
All	Processor Applicability	Author K. Wunderlich	Rev ø	Cross Reference
8's		Approval B. Hansen	Date 2/6/74	TU55-TT-7

The program TCO1-TUSS Dectape Formatter, DEC-08-EUFB will write the correct mark track and timing track on the dectapes first specified by the user. However, following the statement "set switch to normal" and after the user resets the switch and types carriage return, the first dectape specified will go in reverse for some time and then switch to the forward direction writing the last reverse block number. At this point in time due to the current address not getting reset by the program after writing the Forward End Zone during the write timing and mark track pass location 1557 gets modified from \$94\$ to 044\$. Location 1557 contains parts of the code for writing the Forward End Zone, therefore, any new dectapes puts on the drives after this will not have the correct forward end zone written on the mark track.

The error can be detected by the TD8-E Diagnostic, (Maindec-08-DHTDA) routine for checking the mark track and the routine to search and find all block numbers.

To avoid this the following change can be made:

Location	01 d	New
1633	1161	4360
1760		0000
1761		1166
1762		3512
1763		1161
1764		5760

DEC-08-EUFB has been corrected and resubmitted to the Program Library as DEC-08-UDTFA-A.

FORDER	FIELD SE	RVICE TECHNICAL MANU	Opti	ion or Designator					
digital	12 Bit 🔀	16 Bit   18 Bit   36 Bit		1	TC08				
Title TC08 - Installing G829 Tech Tip Number TC08-TT-									
All Processor A	pplicability	Author Re	ev	ø	Cross Reference				
8E		Approval W. Cummins Date	7/3	1/72					

When installing the G829 for ECO TCO8-00014, the module requires a 10 amp fuse.

										Tech Tip Number	TC08-TT-2		
All		Proc	essor	Appl	icat	bility		Author	J.	Blundell	Rev	A.	Cross Reference
~	81							Approval	F.	Purcell	Date 04/	19/73	

Due to lack of sufficient documentation, some confusion has developed over how to field-adjust this module.

The modules are set up in the plant by applying a lmv sine wave to input pins DZ and EZ; R7 is then adjusted for a symetrical (e.g. 50/50) square wave at output pins U2 and V2.

Should it become necessary to field-adjust this module, the following alternate procedure may be used:

- Refer to the Head Output Check section of the TU55 or TU56
   Maintenance Manual (as appropriate) to check that the read head
   is capable of developing the proper read signals.
- Install the module to be adjusted in slot Al8 of TC08 (Timing Track), or slot Al4 of the TU56 (if TD8E).
- 3. With the transport selected, observe the waveform at pins A18U2 and A18V2 and adjust R7, if necessary, to obtain a symetrical square wave (a scope loop subroutine such as Test 210 of the DECtape Basic Exerciser may be used for this purpose).

NOTE: Due to the differences of the input signals used (e.g. lmv as compared with 10mv) this method is not as accurate as the ones used in Maynard; but it will provide satisfactory results in regards to field use.

Further general information on the modules and signal flow within the DECtape option is given in the related Maintenance Manuals. SEE especially the sections on theory of operation and maintenance in the TU56 manual and theory of operation, logical operation, checkout and maintenance, and modules in the TC08 manual.

PAGE 703 PAGE REVISION A PUBLICATION DATE April 1973

Title	DECTAPE TRANSPORT CA	ABLES		Tech Tip Number	TC08-TT-3
All	Processor Applicability	Author C. Sweeney	Rev	0	Cross Reference
	81 8L 8E	Approval W. Cummins Date	6/6/	/72	

To connect a TC08 DECtape control to a TU56:

CONNEC	T FROM	1	<u>0'0</u>	CABLE TYPE
TC08	A24 A, B19	TU56 TU56	A06 A, B10	70-6223* 74-5152-1
To con	mect a TU56 to a T	U56:		
TU 56 TU 56	A07 A, B11	TU56 TU55	A06 A, B10	BC02X-3 74-5152-1
To con	nect a TU56 to a T	U55:		
	A07 A, Bll		A05 A, B02	70-6223* 74-5152-1
To con	nect a TC08 to a T	U55:		
TC08	A24 A, B19		A05 A, B02	74-5151 74-5152-1
To con	nect a TC01 DECtap	e cont	rol to a TU56:	
TC01 TC01	C32 C, D19	TU56 TU56	A06 A, B10	70-6223* 74-5152-1
To con	nect a TC01 to a T	U55:		
	C32 C, D19		A05 A, B02	74-5151-1 74-5152-1
To con	nect a TU55 to a T	U5 <b>6:</b>		
TU55 TU55	A06 A, B03		A06 A, B10	70-6223* 74-5152-1
To con	nect a TU55 to a T	U55:		
TU55 TU55	A06 A, Bo3	TU55 TU55	A05 A, B02	74-5151-1 74-5152-1

<sup>\* 70-6223</sup> CAUTION: It is possible to install this cable backwards; see note on cable terminator to insure cable is installed properly.



	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 💢 16 Bit 🗍 18 Bit 🗍 36 Bit 🗍	TC08

Title											Tech T Numbe	ip r TC08-TT-4
All	Processor Applicability						Author	Bob	Nunley	Rev	A	Cross Reference
	8	81	8E	8L	į			Approval Frank Purcell Date 07/31			1/72	

The following is a table of module placement for TC08.

	A	ь	C	ע
1.	G821	G821	M100/M101*	
2.	Cable	M633/M623*	M100/M101*	Cable
3.	Cable	M633/M623*	M100/M101*	Cable
4.	Cable	M633/M623*	M102/M103*	Cable
5.	Cable	M633/M623*	M102/M103*	Cable
6.	Cable	Mlll	M111	Cable
7.	M161	M207	M207	M161
8.	M206	M113	M121	M207
9.	Mll7	M206	M206	M121
10.	M113	M627	M121	M119
11.	Mlll	M115	M113	M206
12.	M113	M117	M115	M627
13.		M206	M111	M602
14.	M302	M206	M206	M307
15.	M627	M113	M113	M401
16.	M602	M602	M627	M302
17.			M111	M602
18.	G888	G888	M228	M228
19.	W032	W032		
20.	G888	G888		
21.	G888	G8790		
22.	M502	M633		
23.	M633	W005		
24.	Cable			
25.	Cable			
26.	Cable			

\*Listed TC08N/TC08P for different busses.

Cables

A02-A06 & D02-D06 = I/O connectors A19 - (Wo32) Data Cable to Transport

A24 - Command Cable to Transport

A25 - Indicators - Status A, unit select, etc.

A26 - Indicators - MC, Write, etc.

NOTE: M663 in A23 and B22 are not changed as polarity of IO bus is changed.

Ţ	Numbe										P TC08-TT-5		
	AII	Processor Applicability					ility		Author Robert Nunley Rev			0	Cross Reference
L									Approval	Frank Purcel Date	e 12/0	6/72	TU56-TT-9

This tech tip is issued for cross reference purposes only.

digital FIELD SERVICE TECHNICAL MANUAL					Ор	tion or Designator
Grandon	12 Bit 🛛 🗓	16 Bit 🗍	] 18 Bit   36 Bit		1,	
Title DECTAPE	- LINCTAPE				Tech Tip Number	TC12-TT-1
All Processor A	pplicability	Author		Rev	0	Cross Reference
12		Approval H	Long	Date 8-17-	-72	

Repeat problems with tape crashes and/or oxide build-up on tape heads may be realted to customer using tape with open-coat oxide. Please ensure that only mylar-sandwich tape is used on DECTAPE or LINCTAPE systems.

The backing on open-coat tape is reddish-brown in color while mylar-sandwich tape is tan.

Ti	itle	MARK	12 F	AILUF	E					Tech T Numbe	
	All	Proc	essor A	Applica	bility	Author			Rev	0	Cross Reference
ľ	_	,,		1	1 1	Approval	н. І	Long	Date 8 - 1	7-72	

Problems with "TAPE CHECK FAILURE" in the Mark 12 program are related to the Mark Clock. If this is set to 7.6 uSec. instead of 7.5 uSec., a timing problem in the close window circuit is developed. With tapes moving backwards near block \$000, the tape timing should approach 20 uSec. between pulses. If the Mark interval is too long, this time will be about 26-27 uSec., and interfere with MTP set up following a MTB command. Therefore, set the Mark Clock to EXACTLY 7.5 microseconds. EM12-00032 corrects this problem.

Title	TC12 DELAYS		Tech T Numbe	
All	Processor Applicability	Author	Rev <sub>0</sub>	Cross Reference
	12	Approval H. Long	Date 8 - 1 7 - 7 2	

A new revision (B) of the M307 retriggerable one shot will be available, replacing the jumper range selection by a 5 position switch. This card is pin-for-pin compatible.

Range is selected by screwdriver slot pointing to range 1-5, and fine adjustment by 20 turn pot. Ranges are:

- 1. 50 mSec 500 mSec
- 2. 5 mSec 50 mSec
- 3. 500 uSec 5 mSec 4. 50 uSec - 500 uSec
- 5. 5 uSec 50 uSec
- This module will be used in TC12 delays

,

	_			
PAGE	707	PAGE REVISION	PUBLICATION DATE	

Title	ACIP DELAY		Tech T Numbe	
All	Processor Applicability	Author	Rev	Cross Reference
	12	Approval H. Long	Date 8-17-72	

tape failure showing up on the diagnostic. Set the delay to 180 mSec. Any failures that occur are due to some other problem.

Title TAPE DATA FAILURES Tech Tip Number TC12-TT-5

All Processor Applicability Author Rev Cross Reference

A missing wire has been noted in older (SN 400 and prior) EM12's. The symptoms are varied in system programs, but tape data test will show a solid ,altought undefined, problem.

Approval H. Long

Signal Name LGP GPCNT Ø (Ø) H From B31F1 To C25M1 Date 8-17-72

All EM12's should be checked for this run.

Title	TAPE DATA EXERCISER	FAILURES	Tech T Numbe	ip r TC12-TT-6
All	Processor Applicability	Author	Rev 0	Cross Reference
	12 i	Approval H. Long	Date 8-17-72	

Maindec 12-D3DA and later may show untraceable failures in the "Move Toward Block" portion (error 3). Several In-House systems exhibiting this problem were repaired by swapping the M212 in A38 (tape window).

Although the M212 is functioning properly, it has slow propigation time and does not decode the block mark window in enough time to set up the TBN $\rightarrow$ TAC  $\rightarrow$ AC transfer.

There are two M212 modules used in the MQ register which may be swapped with the mark window. Slow propigation, will in most cases not affect the MUL instruction. It may be checked by running  $\overline{\text{CPTEST}}$  1.

Title		PART 1 & 2 FAILURES	Tech Tip TC Number	12-TT-7
All .	Processor Applicability	Author	Rev 0 Cr	oss Reference
	12	Approval H. Long	Date 8-17-72	_

TC12 1 and TC12 2 starting procedures specifies "Start 200, 8 mode". Starting eather diagnostic at this address mat cause an spurious error. Bothe diagnostics should "Start 20, 8 Mode".

TC 2 in particular, if started at 0200, will type the following

1. "LIP TAPE DONE FAILED TO SET".

a i	digital					۱ ۳	phon or Designator		
	911		12 B	it 🔯	16 Bit 🗌	18 Bit	36 Bit [		TC12
Title	ILLEG	AL I	NSTRU	CTIO	N SEQUENCE			Tech T Numbe	TC12-TT-8
All	Proce	ssor A	pplicat	ility	Author		Rev	0	Cross Reference
All	12				Approval H	. Long.	Date 8-1	7-72	
P	roblem	Desc	ripti		With "Hold set, it is				

THE D OFFINIOR TECHNICAL MANUAL

Solution:

None. This sequence of instructions is illegal due to timing restrictions in the tape control (notably, Mag Tape set-up) and cannot be corrected. Customers desiring this function should be advised that they must delay the second tape instruction by at least 4 uSec. to be assured reliable operation.

tape instructions on units 1 and 0 and enable motion on both tape transports simultaneously

•	~ -
/}	111

Date 06/06/72

FIELD SERVICE TECHNICAL MANUAL  12 Bit				Or	otion or Designator TC58	
				36 Bit 🗌		
Title MAGNETIC T	APE CONTROL	S TC58, TC	59		Fech Ti Number	
All Processor A	pplicability	Author		Rev		Cross Reference

- Approval W. Cummins 1 The EOF character while reading gets stored in memory location specified by the initial address.
- A recent ECO change which informs the program that the selected magnetic tape unit is settling down is OR'ed with the illegal status bit (Bit 3). This added status information is present only during the transport settling period after the drive was instructed to stop. (TU20 settling time - 5 ms) Ref: PDP-8/I Handbook, Pages 177 and 178, (PDP-8 ECO #279).
- The TC58 extended memory field is loaded by the MTGO command in which AC Bits 6. 7, 8, are loaded in the data field bits 0, 1, 2, respectively.
- Under certain long data blocks using a nine track system, the CRC character and LPCC character may be identical and equal to the end of file code. A space reverse command will consider the LPCC and CRC character as an EOF thus causing tape shut down procedures. This will be corrected in the near future.
- Remember if a record is written in even parity mode (BCD), a zero character will contain no bit in the parity channel. If two consecutive characters contain zeros, the control may begin shut down procedures.

Title	CHECKING 9 CHANNEL TO	C58 MAG TAPE SYSTEM	Tech Tip Number	TC58-TT-2
All	Processor Applicability	Author W. Freeman	Rev 0	Cross Reference
8's		Approval W. Cummins	Date 06-06-72	

When checking for data errors on a 9 channel TC58 system, it is necessary to run TC58 Instruction Test 1 (Maindec 08-D9DB) and TC58 Instruction Test 2 (Maindec 08-D9EA) because the CRC data is checked only with these maindecs; it is not checked by Maindec 08-D9FA TC58 Data Reliability Test (9 track). The CRC is calculated and written on tape by hardware in the TC58 control. No hardware checks are made on the CRC, therefore, the CRC must be checked by software during a read operation.

PAGE 711	PAGE REVISION A	PUBLICATION DATE

Title	ERROR IN TC58 RANDOM	EXERCISER	Tech Tip Number TC58-TT-3
All	Processor Applicability	Author R. Nunley	Rev 0 Cross Reference
'	8 81	Approval W. Cummins	Date 7-31-72

There is a deficiency in the TC58 Random Exerciser (Maindec-08-D9CC) that causes symptoms which may be interpreted as a TC58 hardware failure because the end-of-tape (EOT) can be missed and the program will continue until the tape runs off the reel. This can happen because the interrupt handling routine does not check for EOT while doing an end-of-file (EOF). During EOF a TC58 interrupt causes its status register to be read, but all bits, except the one representing EOF, are masked out. Any function causing an interrupt from the TC58, other than an EOF, will therefore be missed. The following patch entered manually, after the Maindec has been read into core, will allow recognition of EOT while doing an EOF.

Address	New Contents	
3326	4340	
3340	0	Enter
3 3 4 1	7300	CCA CLL
3 3 4 2	6706	Read Status
3343	6712	Clear Status
3344	0353	Mask for EOT
3345	7650	SNA SZA - EOT?
3346	5740	Not EOT So Leave
3347	1354	(Set Up to
3350	3500	(Enter EOT
3351	3430	(Routines
3352	5740	Go to EOT routines
3353	0040	
3354	3101	

Title	Tech Tip Number TC58-TT-4						
All .	Proc	essor Ap	plicability	Author	Fred Doll	Rev <sub>0</sub>	Cross Reference
	8			Approval	W. Cummins	Date 11/03/72	18 Bit Manual

Drive Function Timer MAINDEC-9-D4CC, 8-D9BA, 15-D4CC and earlier versions may hang in the bad tape test after installing ECO TC59-14 or TC58-09. To correct, change the following locations which are about 100 locations prior to the bad tape test.

MAINDEC	ADDRESS	OLD CONTENTS	NEW CONTENTS
9-D4CC	2367	LAC /WR BUF-1 203501	LAC/WRBUF+BLENTH-10 203604
15-D4CC	2273	LAC/WRBUF-1 203415	LAC/WRBUF+BLENTH-10 203511
80D9BA	2705	TAD K3777 1063	TAD K6515 1067

digital	FIELD SERVICE TECHNICAL MANUAL			Option or Designator TD8E	
	12 Bit 🗶	16 Bit 🗍	18 Bit 🗌	36 Bit 🗌	

Title	tle TD8E DECTape Formatter Tech Tip Number TD8E TT-1				
Ali	Processor Applicability	Author Ken Quinn	Rev 0	Cross Reference	
	8E	Approval W. Cummins	Date 7-31-	72	

It is possible to get intermittent mark timing errors when using DEC-8E-EUZB-PB DECtape formatter. The problem is corrected in DEC-8E-EUZC-PB, and this tape should be used. A temporary fix is to change location 1600 of the formatter from 1163 to 7200.

	to change rocation	LOGO OI CITC TOTINGGGGG		
Title	TAPE RUNAWAY		Tech Ti Number	
All	Processor Applicability	Author Ken Quinn	Rev 0	Cross Reference
	8E 8M 8F	Approval W. Cummins	Date 10/30/72	

Due to the effect of circuit delays in the M868 and the TU56, a tape runaway may be observed on unit 1, 3, 5, or 7 while running the TD8E DECtape Diagnostic (MAINDEC8E-D3AB). This is caused by an instruction sequence of:

A. SDLC (All 1's)
CAF

B. SDLC (All 1's) SDLC (All 0's)

To Correct MAINDEC-8E-D3AB toggle in the following patch after the program has been loaded:

To

Address	Change	
Ø314	1365	
Ø365	6400	
Ø405	1364	
Ø564	6777	

A new MAINDEC will be available in the Programy Library in the near future. The new MAINDEC number is MAINDEC-08-DHTDA-A, and it will incorporate all previous MCN's.

Because the circuit delays may cause this type of a program, a drive should always be stopped by clearing the Stop/Go flip-flop (AC Bit 2) before clearing the unit flip-flop.

Title	DHTDA DECtape Diag	Tech Ti Numbe	r TD8E-TT-3	
All	Processor Applicability	Author Bill Conners	Rev <sub>0</sub>	Cross Reference
	8E 8F 8M	Approval Bud Lawrence Date	1/7/74	

During the data transfer portion of the new TD8E DECtape diagnostic MAINDEC-08-DHTDA-A, only one out of every 1008 blocks of the DECtape is exercised; that is, the diagnostic reads and writes 2008 words in blocks 0, 100, 200, ... 2700, 2701, 2501, ... 1 of the first drive, tests the same blocks on the next drive (if another is to be tested), and then starts over again with the first drive and another data pattern.

If you suspect intermittent read-write problems on a TD8E, you will need to read and write more often than the diagnostic presently does. Page 10 of the document lists two changes that will speed up the action; the "block increment" value can be decreased from its initial value of 0100, and the "highest block exercised" value can be decreased from its initial value of 2701. A patch is also included below, which is not listed in the document, to allow you to select a "lowest block exercised" value other than zero.

To change "block increment": 014

T 00

ьос	Olu	New	
3154	0100	XXXX	New "block increment" value
3146	7700		Two's complement of location 3154

To change "highest block exercised":

37---

Loc	Old	New	
3152 3153	2701 5077	XXXX	New "high block" number Two's complement of location 3152

To change "lowest block exercised":

Old	New	
3027	4114	
1027	4121	
*	0	
*	1120	Tad low blk
*	3027	DCA blk
*	5714	Return
*	XXXX	New "low block" number
*	0	
*	1120	Tad lo Blk
*	7041	CIA
*	1027	Tad blk
*	57 <b>21</b>	Return
	3027 1027 * * * * * * * * * * * * *	3027 4114 1027 4121 * 0 * 1120 * 3027 * 5714 * XXXX * 0 * 1120 * 7041 * 1027

digital		FIELD SERVICE TECHNICAL MANUAL				Option or Designator
	2000	12 Bit 🗔	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	Teradyne
Title						
All	Processor A	pplicability	Author W	Freeman	Rev ø	Cross Reference

Approval W F Cummins Date 11/15/73

#### QUICK CHECK OF COMMUNICATIONS BETWEEN TERADYNE J259 AND PDP-8,81,8L

32ØØ	73øø	CLA CLL
32Ø1	7494	OSR
32Ø2	3217	DCA PATTERN
32Ø3	1217	TAD PATTERN
32 <b>Ø</b> 4	6351	IOT TO INDICATE A LOAD COMMAND IS NEXT
32Ø5	6341	XFER AC TO J259
32ø6	6342	SKIP ON J FLAG
32Ø7	52 <b>ø</b> 6	JMP *-1
321ø	52øø	JMP BEGIN
3211	6344	XJ259 TO AC
3212	7 <b>94</b> 1	CMA IAC
3213	1217	TAD PATTERN
3214	744Ø	SZA
3215	7492	HLT DATA ERROR
3216	52.øø	JMP BGN
3217	7777	PATTERN

- Key the above program into memory and start at 3200. Visually inspect the J259 for the following conditions:
  - a) "Load Command" light is on
  - b) The pattern which is displayed in the headquarters data lights should correspond to various settings of the switch register on the computer.
- 2.) Stop the program and change location 321Ø to 7ØØØ (NOP). Restart the program at 32ØØ. Program will now cycle, sending into the 3259 and reading it back and verifying. Error halt is 3213.
- 3.) Stop the program and change location 32#4 to 6352 (IOT to indicate that load value command is next). Restart the program at 3200. Observe that headquarters "Load Value" light is on.
- 4.) Stop the program and change location 32#4 to 6353 (IOT to indicate that load crosspoint command is next). Restart the program at 32##. Observe that headquarters "Load Crosspoint" light is on. END OF TEST

Title	8L CABLING ERRO	R	Tech Tip Number	
All	Processor Applicability	Author W Freeman	Rev	Cross Reference
B1	,	Approval W F Cummins	Date 11/15/73	

Peculiar cabling arrangements between PDP-8L's and BA08 peripheral expanders have been noted in some Teradyne systems. The abnormal routing is 8L to Teradyne interface to BA08; this is incorrect and will lead to intermittent problems.

Correct cabling is PDP-8L to BA08 to Teradyne equipment.

CPL



#### FIELD SERVICE TECHNICAL MANUAL

16 Bit 🔀

Option or Designator

TERMINALS to

Title	itle TERMINAL INTERFACE CONNECTORS					TERM-TT-1
All	Processor Applicability	Author	Allan Kent	Rev	0	Cross Reference
''''		Approval	Lou Nay	Date 01/2	3/73	


18 Bit 🔀

36 Bit 🔀

The standard pin assignments for the 8-pin mate-n-lock connectors used for 20 mA teletype loops are as follows:

Pin Number of Female Connectors Description Not used + Output (of device on which mounted) 3 - Input (to device on which mounted) Reader Run - (33 ASR only) 4 - Output (of device on which mounted) 5 6 Reader Run + 7 + Input (to device on which mounted) - 30 V (special application only)

Thus a cable to connect two (otherwise compatible) devices has male mate-n-lock connectors wired as:



The following correspondences hold


"Output" (above)

"Input" (above)

12 Bit

Terminal Devices (LA30 etc) Keyboard, Reader Printer, Punch Ckt. Terminal Interfaces
(DC11 etc)
Printer, Punch Ckt.
Keyboard, Reader Ckt.

There are two known exceptions to this rule: The VT05 (A & B) and the RT02. They have the inputs and putputs swapped and thus require a cable wired as follows:



These two cables and their connectors appear identical. Be sure you have the correct one when servicing equipment.

Title	PROBE SLIP-ON C	OVER	TO AID	ı.c	TROUBLES	HOOTING	Tech T Numbe	ip. T. Equip-TT-1
All	Processor Applicabil	lity	Author	н.	Fitek	Rev	0	Cross Reference
x			Approval			Date 9/	L4/72	1

There is an attachment available which fits on the oscilloscope probe (Tek 013-0105-00 and P 6010) and prevents short circuiting to the next component lead. It provides insulation and a U-shaped tip which prevent slipping. It will be in the newly issued tool kits, but to order it for existing kits use #29-19553. (Cost \$.05)

Title	FAN ASSEMBLY FOR TE	ip Test Equipment-TT-2		
All	Processor Applicability	Author RON PELLETIER	Rev ø	Cross Reference
x		Approval Ray Turcotte Da	te 7/2/74	

There have been thermal problems with testers which are used for extended periods at a time. To remedy this problem, a dassembly has been built which can be mounted in the chassis of all testers with the exception of UDC-TA and PMK01 which have to have holes drilled in their cases.

The fan assembly can be ordered under the following number: 7818923-88.

For further information contact Ron Pelletier Ext. 4742.

digital	d	i	g	i	t	а		
---------	---	---	---	---	---	---	--	--

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator TR02

12 Bit	(A)	16 Rit		18 Bit	$\overline{\cap}$	36 Bit	r
IZ DIL	LAI	10 Dit	u	10 Dit	$\cup$	00 510	_

Title ILLEGAL INTER RECORD (	SAP CHAR	ACTERS	Tech Ti Numbe	TR02-TT-1
All Processor Applicability	Author	C. Sweeney	Rev 0	Cross Reference
9:01	Approval	W. Cummins	Date 7-31-72	

Problem - During a normal READ operation, if the program is such that the computer HALTs after reading a record of data; and the computer START key is depressed at this time; a full character frame of bits may be written on tape.

This condition occurs when the computer START key is depressed: because:

- a) The computer originated signal INITIALIZE enters the TRO2 interface and derives a signal called Ø INIT B L: the latter signal resets the R/W flip-flop (amoung others). In the reset state, the R/W flip-flop indicates a WRITE function to the PEC transport.
- b) The same INITIALIZE signal leaves the TRO2 interface as a pulse called REMOTE RESET: this REMOTE RESET signal is used in the PEC transport to generate a GRS (General Reset) pulse that clears all control flip-flops and the WRITE buffers.
  - If the TRO2 R/W flip-flop is reset and a WRITE LOCK ring is on the tape supply reel when a GRS occurs, a character will be written on tape within the Inter-Record Gap.

 $\frac{Solution}{of\ INITIALIZE}$  from the R/W flip-flop.

Two things are necessary to effect the solution: replacement of the M216 at TRO2 location A14 with an M206, and related wiring changes in the area of A14 to allow the new module to operate correctly.

MODULE: Replace M216 in TRO2 location A14 with an M206 on which the tabs FF1 and FF2 are jumpered to the K2 tabs: this allows isolation of FFO re

to the K2 tabs; this allows isolation of FFO reset line from the other FF's on the board; the output F2 ( $\emptyset$  INIT A L) on the M11 at location A08 is quite capable of handling the additional loads of

FF1 and FF2.

WIRING: Because of the layout of the M206, the logic positions of FFO and FF1 must be reversed (see interface print TRO2-NP-3); (it is desired that the DIRECT CLEAR input of FFO (A1 of M206) be controlled by the signals

made for O REWIND L to be able to "force" an Ø
INIT A L)


The following diagrams depict the exact nature of the change.


PAGE 719 PAGE REVISION 0 PUBLICATION DATE July 1972

Title		Gap Characters (Continued)	Tech Tip Number TR02-TT+1
All .	Processor Applicability	Author C. Sweeney Rev	0 Cross Reference
8's		Approval W. Cummins Date 6/6	5/72

#### Add/Delete Scheme

SIGNAL NAME	RUN	ADD	DEL
Ø WR SET (1) H	A14E1 - A17H2		х
A16N2	A14F2 - A16N2		х
Ø READ L	A1ØT2 - A14J2		Х
Ø READ/WRITE (1) H	A17E2 - A14H2		Х
A17F2	A14D1 - A17F2		X
A16N2	A14F2 - B20J1		х
Ø READ/WRITE (1) H	A14H2 - A10M2		x
A11C1	A08E2 - A11C1		X
Ø REMOTE RESET L	Al1B1 - Al1P1		X
Ø REMOTE RESET L	A11B1 - A24K2		X
AllC1	A08V1 - A11C1		х
Ø REMOTE RESET L	A11P1 - A24K2	х	
Ø WR LD L	A12J2 - A11B1	х	
A16R2	A16R2 - A08E2	X	
Ø REMOTE RESET L	A16P2 - A06K1	Х	1
A11C1	A08V1 - A11C1	X	<b>†</b>
Ø WR SET (1) H	A14H2 - A17H2	X	
A16N2	A14D1 - A16N2	X	†
Ø READ L	A10T2 - A14F1	X	<u> </u>
Ø READ/WRITE (1) H	A14E1 - A17E2	X	<u> </u>
A17F2	A14F2 - A17F2	X	<del> </del>
A16N2	B20J1 - A16N2	X	
Ø WR SET (1) H	A10M2 - A14E1	X	<del>                                     </del>
D664 DIODE	( CATHODE AT AllAl;		1
	( ANODE AT A06K1	,x	-
	, and a second		<del> </del>
			<b>-</b>





Title	REEL SERVO BOARDS		Tech Tip Number TR02-TT-2
All ,	Processor Applicability	Author Chuck Sweeney Rev	O Cross Reference
٤	8 8 8 8 E	Approval Frank Purcel Pate 07/3	31/72 TU28-TT-1 (CPL)

Title	RINGING ON M302 OUTPUT		Tech T	ip rTR05-TT-1
All	Processor Applicability	Author Sweeney/MacLeod Rev		Cross Reference
اعتها		Approval F. Purcell Date 11/	20/72	M302-TT-1

This Tech Tip is issued for cross reference purposes only.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bir 図 16 Bit 図 18 Bit 図 36 Bit 図	TUlO

Title	TULO TERMINATION			Tech Tip TU10-TT-1 Number
All	Processor Applicability	Author Fred Doll	Rev	O Cross Reference
x"		Approval W. Cummins	Date 06-28-	<b>-7</b> 2

If a system has TU20's and/or TU30's mixed with TU10's it is recommended that a TU10 be the last transport on the bus \*. This allows the TU10 to terminate the bus with the three G741 terminator modules placed in A or E 17, 18, and 19.

\* Note: Not applicable to DEC-System 10 TUlOA. TUlOA is use BC10L cables for the device bus, with a H868 transport H bus terminator.

Title	Title Tul0 ADJUSTMENTS											Tech Ti Numbe		
All	Processor Applicability							Author	F.	Doll		Rev	0	Cross Reference
x				l				Approval	w.	Cummins	Date	07/	06/72	

Early TU10 Maintenance Manuals tells you to use a skew tape to adjust the rewind speed in Sec. 5.3.4. An all ones tape should be used instead since a skew tape should never be rewound or used in a stop-start test. Refer to Fage 5-9 of Maintenance Manual DEC-00-TU10S-DB.

Title		1	ับ10	/TU	20	DIS	SIMILAR:	ITI	ES			Tech Ti Numbe	
All	Pı	rocesso	App	olicat	oility		Author	F.	Doll		Rev	0	Cross.Reference
x							Approval	W.	Cummins	Date	07/	06/72	

The TULO unlike the TU2O will presently go off line when a rewind command is issued from the controller if the write enable ring is removed. An ECO is pending to eliminate this condition.

Title	TU10 TERMINATOR	MODULES	Tech Tip Number TU10-TT-4
All ,	Processor Applicability	Author C. Cline/Fischer Rev	O Cross Reference
х		Approval W. Cummins Date 7-31	-72

The TU10 Maintenance Manual does not clearly define how or what should be used in termination of TU10's. What is needed is three G741 terminator modules placed in A or B17, 18 or 19 of the last TU10 on the system. Also if you have TU20's mixed with TU10's, it is recommended to have the TU10 last on the bus with the above termination installed.

Title	TU10 Read and Wri		Tech Tip Number TU10-TT-5		
All	Processor Applicability	Author Cline/Court	Rev	A	Cross Reference
x		Approval W. Cummins	Date 12/0	6/72	

Pages 5-17 of the TU10 DEC Magtape Maintenance Manual, Section 5.3.9 and adjustment has an error in Step 3, Step 3 should read "Connect Channel to pinB31L2 and not B32L1".

Title	Tulo CONVERSIONS					Tech T	p r TU10-TT-6
All	Processor Applicability	Author	Fred	Doll	Rev	0	Cross Reference
х		Approval	Dick	Edwards Date	9/18	3/72	

- A. To convert 7 channel units to 9 channel:
  - Remove 7 channel head assembly (70-06758-2) and head cables (19-10577-2 and 12-10577-4).
  - Observe polarity of the erase head cables. The black wire is farthest from the TU10 casting or closest to the operator.
  - Add 9 channel head assembly (70-06758-1) and head cables (12-10577-1 and 12-10577-3).
  - Remove 7 channel logo 74-09294-0-0 and add 9 channel logo 74-09373-0-0.
  - 5. Add jumper from A21J1 to ground A21C2.
  - Modify M768 as illustrated below.
  - Deskew unit as per chapter 5 of the TUl0 Maintenance Manual.

CDT

digital

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit X

Option or Designator TU10

Title	TU10 CONVERSIONS (Co	Tech Ti Numbe	P TU10-TT-6	
All	Processor Applicability	Author F. Doll	Rev 0	Cross Reference
x 1		Approval D. Edwards	Date 9/18/72	

18 Bit X

- B. Converting 60 Hz Machines to 50 Hz;
  - Remove 60Hz hourmeter 12-01208 from the H730 power supply and add 50 Hz hourmeter 12-02234.

36 Bit X

C. Converting 115V to 230V


12 Bit X

- Remove 115V jumper assembly 70-07175 from the 54-08924 power control module and add 230V jumper assembly 70-07176.
- This conversion is restricted to H730 supplies with the T91470 transformers. Supplies with the T9147B transformers cannot be converted in this manner.
- D. Extreme voltage operation:

Later units with the T9147D transformer have extra primary taps to cover extreme voltage ranges. Simply resolder the wires going to terminals 2 and 4 to 2L or 2H and 4L to 4H respectively.

Title	TU10 CONVERSIONS (CO	Tech Tip Number	TU10-TT-6				
AII .	Processor Applicability	Author	Fred	Doll	Rev	0	Cross Reference
Х		Approval	Dick	Edwards Date	9/1	8/72	

95-115 VAC, 190-230 VAC 2L, 4L 105-125 VAC, 210-250 VAC 2, 4 115-135 VAC, 230-270 VAC 2H, 4H



## **COMPANY CONFIDENTIAL**

DIGITAL EQUIPMENT CORPORATION

digital			CPL
digital Tulo		FIELD SERVICE TECHNICAL MANUAL	Option or Designator
12 Bit 🗝   16 Bit 😧   18 Bit 😧   36 Bit 😧	digital	12 Bit 😠 16 Bit 😠 18 Bit 😠 36 Bit 🗴	TU10

Title	TU10 HEAD ASSEMBLY											Tech Tip Number TU10-TT-07		
ΔII	All Processor Applicability					ility	Author	Fred	Dol1	Rev	0	Cross Reference		
x							Approval	Dick	Edwards	Date	12/6/72			

The head and tape cleaner are not to be adjusted in the field. The tape guides are not to be adjusted more than 10 degrees from their initial settings. If any of the above are performed the head assembly must be returned to Maynard for realignment.

Title	M89	5 RI	EAD I	'IMI	NG I	MODE	JLE				Tech Ti Number	p TU10-TT-8
All	Processor Applicability						Author Harry Drab Rev			Rev	4	Cross Reference
х									Barclay Date	6/5/	/73	

The M895 Read Timing Module has undergone several revisions lately to correct a number of problems. The following points describe the FCOs by number, indicating problems fixed and dates, where applicable.

# dates, where applicable. FCO # PROBLEM Created CS Pov F Fteb Pov F Neithbox of these

- Created CS Rev F, Etch Rev F. Neither of these revisions ever got into production.
- 4 Created CS "F", Etch "E". Corrected timing algorithm to allow consistent detection of an all-zero CRC character. Prior C.S. revisions will occasionally fail to read in an all-zero CRC, generating CRC errors. Also corrected problem with multiple file-mark strobes (TM8/e problem only).
- 5 Created CS "H", retrofit only. Corrected rare condition in CS Rev F. This FCO must be installed as a retrofit on all M895's with etch Pev "H".
- Created CS rev's "D1" and "J", left current etch
  Rev at "H", retrofit only. Corrected problem in which
  TU10 on TM11 runs away, writing same character on tape
  for length of tape. During runaway, signals CWDRH
  and LPCSH are both asserted.

Dl Rev corrects runaway problem, but can still be fooled by an all-zero CRC character. Foards at etch level C, D, or F should be retrofitted to CS Rev Dl whenever the runaway problem is suspected. "H" Rev boards retrofitted to CS Rev "J" correct all known problems at this time.

As of 3/16/73, Puerto Rico is just turning on to build Ftch Rev "H" boards. Most ships prior to 5/1/73 of TU10M units will have M895 modules at CS Rev D or D1. Date of FCO #6 is 3/19/73.

Note: TM11 users reference TM11-TT-Ø2

digital

FIELD SERVICE TECHNICAL MANUAL
Option or Designator
TU10

Title	FILTER REPLACEMEN	Tech Ti Number	<b>р</b> ти 10-тт-0 9		
All	Processor Applicability	Author FRED DOLL	Rev	0	Cross Reference
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Approval DAVE STARRATT Date	5/9	/73	

The maintenance manual calls for teflon tape when replacing reel motor filters. This tape, a common pipe thread sealant, had DEC  $\pm$  90-09358 assigned.

Title	RUN TIME MEASUREMENTS											p TU10-TT-10
All	Proce	sor Ap	plicab	ility		Author	FRED	DOLL		Rev	0	Cross Reference
х						Approva	DAVE	STARRATT	Date	5/9	/73	

TUl0's have two time meters. The meter mounted on the H730 power supply operates whenever the power switch is on. This meter can only be used as a guide for measurement of vacuum on time since the vacuum motor only operates when the power switch is on and the tape is loaded. A small meter mounted below the logic rack (DEC # 12-10721) is connected to the forward flip flop pins (RED LEAD A25R2-BLACK LEAD A25T1) and indicates actual run time.

Title	HEAD ASSEMBLY CHAI	Tech Tip Number	TU10-TT- 11		
All	Processor Applicability	Author FRED DOLL	Rev	0	Cross Reference
x		Approval DAVE STARRATT Date	5/9,	/73	


Two jacking screws have been added to the TUlO head assembly to reduce reverse skew by aligning the head assembly more accurately with the left buffer column. The adjustment procedure for the head assembly is not in maintenance manuals printed before January 1973. New Rev manuals, DEC-00-HTUMM-D-D, are available from Communications Services-Publications Distribution.

PAGE	729	PAGE REVISION	A	PUBLICATION DATE	May 1974

Title	ERRATIC OR EXCESSIVE SKEW						Tech T Numbe					
All	Proc	esso	r Ap	plica	bilit	У	Author	Fred Doll		Rev	0	Cross Reference
Х					1		Approval	Fred Doll	Date	5/	1/74	

If erratic or excessive skew is observed make the following check:

Mount head cover to transport by manually pressing the cover on till it fully "seats." With the buffer column door open check to see if the cover clears the upper and lower shoulders of the head mounting plate. (These shoulders mount the tape guide assemblies). Be sure the head cover is "bottomed" to the deck casting surface but do not attempt forcing. If at least 1/64 inch appears to exist the cover is o.k. If not install a nylon washer (DEC #90-06710) on the upper and lower stand-off shafts that secure the head cover. The washers are a "press-fit" and will not fall off once installed should the head cover be removed in the field. Tighten cover captivating screws and check again for clearance.



Title	TM8E/TUl0(TC58) PM Pr	Tech T Numbe		
All	Processor Applicability	Author <sub>D</sub> . Staupe	Rev <sub>0</sub>	Cross Reference
8's		Approval D. Staupe	Date 5/10/74	TM8E-TT-2

A comprehensive preventive maintenance procedure for the TU10 including adjustments in table form with pictures of the expected signals can be obtained through the publications stockroom.

TM8E(TC58)/TUl0 Preventive Maintenance Procedure..DEC-08-HHTMA-D

CPL

digital

#### FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit X 36 Bit X

Option or Designator

Title	Proper Part Numbers	for Vacuu	m Motors & B		Tech Ti Numbe	
All	Processor Applicability	Author	Jim Lingle	Rev	Ø	Cross Reference
x		Approval	Dick Odem	Date 10/4	/74	TU30-TT

Presently, two different vacuum motors are being used in the field and both motors are directly interchangeable with one another.

DEC P/N 29-12263 vacuum motor is being replaced by DEC P/N 12-05944-00. The brushes used by these motors are different and cannot be mounted on the opposite motor type. To identify the new versus the old motor type and the correct brushes, please refer to the chart below.

	DEC P/N	Lamb Elec. P/N *1	H. P. P/N
New Motor	12-05944-00 *2	115792	3140-0267
Brushes	29-10213	33308	
Old Type Motor	29-12263 *2	115475	3162-0003
Brushes	29-12291	33309	3162-0004

Note \*1. The Lamb Electric number is printed on each motor.

Note \*2. These motors are interchangeable on the TUlO, TU2O, and TU3O.

The Hewlett Packard numbers are supplied for your reference due to the fact that many parts carry their part numbers also.

When ordering brushes for replacement, be sure of the correct P/N needed by verifying the Lamb number on the motor against the brush number listed with that motor.

When ordering new motors, order P/N 12-05944-00 as P/N  $\cdot$ 29-12263 will be deleted from stock.

Title	MAG TAPE, TU20/TYPE PINCH ROLLERS	TRANSPORTS REPLACEMENT	Tech Tip Number TU20-TT-1
All	Processor Applicability	Author Re	Cross Reference
8's		Approval W. Cummins Date 0	6-06-72

When ordering replacement Pinch Roller assemblies for 580, TU20 or 545, you will be supplied with the type that are on the TU30. This roller is identical, except for a "lip" which will cause it to rotate continually when power is applied.

This feature improves start/stop timing, and reduces tape damage and end play problems of the roller and bearings. The 3030 rollers do work (field tested by Field Service). The .004" gap remains the same. Because of the superior characteristics of this roller, we are stocking only the 3030 Pinch Rollers.

CPL

Title	MAGNETIC TAPE UNIT	TU20, TU20A	Tech T Numbe	P TU20-TT-2
All	Processor Applicability	Author	Rev	Cross Reference
l x l		Approval W Cummine	Date 06-06-72	

- The drive function time program and specifications have been specified for a seven track system. These values are subject to change with a nine track drive due to head gap spacing. The revised specifications have been provided to Production Engineering and will be available soon.
- TU20 manual specified rewind time as less than 3ms, should read 3 minutes.
- 3. The reason for supplying the read and write shutdown delay values in the TU20 specification and in PDP-81 Handbook, page 181 and 183, is to define the manimum time elapses, the drive begins to decelerate and will be given the necessary time to settle down (5 minutes).

NOTE: Continue mode of operation is allowable on the same drive even if a change of direction is given. The control automatically stops the drive and changes direction.

Title	TU20 Pulse Terminat:	Tech T Numbe	r TU20-TT- 3	
All	Processor Applicability	Author Joe Godbout	Rev 0	Cross Reference
LX		Approval W. Cummins	Date 06-06-72	

It has been found that the optimum termination for the RECORD DATA pulse on the TU20, for a multiple transport system, would be one terminator on the first transport on the bus, and one terminator on the last transport on the bus. Currently each transport is equipped with the terminator.

In all future systems only the first and last transports on the bus will be terminated.

Title	ADJUSTMENT OF G084 i	n TU20	Tech To Numbe	
All	Processor Applicability	Author	Rev <sub>0</sub>	Cross Reference
x		Approval W. Cummins	Date 08/17/72	

New G084's may require adjustment in the field. G084 adjustment will be required in transports which have heads replaced.

DO NOT RETURN THESE MODULES TO THE PLANT.

DO NOT ADJUST THEM ACCORDING TO THE MAINTENANCE MANUAL.

- Write a tape of all ones at 556 BPI, odd parity.
- 2. Look at pins on each G084 module.
- Adjust each G084 output to 1.8 volts.
- 4. Run all applicable tests and check for errors.
- Optimization may be necessary since the brand of tape will affect amplitude.

Title	RECOMME	NDED SPE	CIAL	TOOLS TU20				Tech Tip Number	
All	Processor	Applicabilit	ty	Author $_{\mathrm{G.W.}}$	Morrison	R	lev		Cross Reference
X				Approval Bob	Yurick	Date	8-1-	72	

#### Parts List

Note Dec. No	. Description	Quantity
1 29-1347 1 29-1348 1 29-1226 1 29-1226 29-1286 29-1292 29-1515 29-1687 29-1515	Fitting, Tee  Fitting, Tee  Fitting, insert  Gauge,vacuum 0-30" water  Tubing, kinch I.D.  Shim.002, non magnetic  Alignment tape, 1200 feet  Transport cleaning kit  Tape developer	1 1 1 1 2 1 1 2

Note<sup>1</sup>: These items are required to complete a "kit" for most vacuum measurements. All items recommended as site tools.

Title	TU20	READ/WRITE I		ech Tip umber TU20-TT-6	
All	Process	or Applicability	Author G.W. Morrison	Rev 0	Cross Reference
х			Approval Lou Nay		2

When ordering TU20 Read/Write Heads, use the applicable part number given below:

DEC No.	Vendor No.	Description
29-12541	CO4-13310A Opt 19	7-Track R/W head with tape cleaner
29-12590	CO1-13312A Opt 19	9-Track R/W head with tape cleaner

Note: Do not order any other part number for these R/W heads; all other sources are incorrect.

It is suggested that a copy of this Tech Tip be posted in all TU20 cabinets for future reference.

Title	Proper Loading of		Tech Tip Number TU20-TT-7		
All ,	Processor Applicability	Author Ken Bouchard	Rev a	Cross Reference	
х		Approval	Date <sub>02/13/73</sub>	1	

On the TU20 there are two ways in which to load tape, that is to turn on vacuum and get the tape into the columns:

- (1) Push the "brakes" switch to the left or
- (2) Press the "load" button located at the top of the cabinet.

Method #1 not only loads the tape but also positions the crosstalk shield against the head, method #2 simply loads the tape.

Operators should be instructed to use method #1, the brakes" switch, as read-after-write errors occur if the cross talk shield is not in place.

CPL


# Option or Designator 12 Bit 16 Bit 18 Bit 3 36 Bit 120

Title	ECO TU20-00022, G	Tech Tip Number TU20-TT-8		
AII .	Processor Applicability	Author Lou Nay	an Rev	A Cross Reference
х		Approval	Date 6-10	)-74 TU30-TT-4

When installing ECO's TU20-00022 or TU30-00024 check the G0870 module supplied in the kit. If etch revision C, check for a jumper between the anode of Dl and resistor R6 as shown in the sketch below. If this jumper is not installed, do so before using the module.

If either of these ECO's have already been installed, check for the above condition.

An ECO is forthcoming creating a new etch (REV D) module and re-work instructions for the REV C boards.



PRINTED IN USA

PAGE 735 PAGE REVISION A PUBLICATION DATE JUNE 1974

Title	TU20 HEAD POLARITY	Tech Tip Number TU20-TT-9			
<b> </b>	Processor Applicability	Author F. DOLL	Rev n	Cross Reference	
AII X		Approval W. Freeman	Date 4 /3/74		

Some 9 track drives have been found to have their write head polarity reversed from other drives. This will only cause a problem if records are written by a drive which has one head polarity and additional records are written by a drive with the opposite polarity.

A false character is written when the write head is enabled by the second drive. Normally the write head will polarize the tape in the same direction as the erase head upon initial enabling creating no character on the tape unless the head polarity is incorrect. When the tape is read by either drive a record length or bad tape error will occur due to the one character.

The problem can be found by writing a few records on a drive, moving the tape to the second drive, reading the first two records and writing two additional records. When the third record is read by either drive a bad tape or record length error will occur.

To correct the problem reverse the wires between the head driver module and the connector card for all channels and erase head. Example:

Title	Proper Part Numbers	For Vacuum Motors &	Brushes Number	TU20-TT-10
All	Processor Applicability	Author Jim Lingle	Rev	Cross Réference
X		Approval Dick Odem	Date 10/4/74	TU10-TT-14

This Tech Tip generated for cross reference purposes.

דתי

		CPL
	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🔀 16 Bit 🗔 18 Bit 💢 36 Bit 🕱	TU22 to

Title TU22/25/28 INCREMENTAL	ip r TU22-TT-1		
	Author R. Vogelsang	Rev 0	Cross Reference
	Approval W. Cummins	Date 06-06-72	

On some units shipped prior to December 1969 no checking was done to determine whether or not the jumpers W2 and W3 on the FUNCTION CONTROL CARD (slot J203, schematic 100786, Section F15 of the PEC manual) were placed in the proper configuration, which is:

Jumper W2 in, Jumper W3 out.

As a result, when writing an END OF FILE, on some units an INTERRECORD GAP gets written preceeding the END OF FILE. On a 9-channel unit this causes an unwanted CRC character (octal 327) with its associated LRC character being recorded on tape. On 7-channel units there is no such unwanted effect even with the jumper in the wrong position. Field units should be checked for this possible error.

Title	Title INCOMPATIBILITY BETWEEN OLD AND NEW REVISION REEL SERVO BOARDS IN PEC TRANSPORTS Tech Tip Number PU22-TT-2						
All	Processor Applicability	Author Chuck Sweeney Rev	O Cross Reference				
	8 8I 8L	Approval Frank Purcell Date 07/3	1/72 TU28-TT-1				

Title	CAPSTAN MOTOR BRUSH	WEAR (TU22/25/28)	Tech Tip Number TU22-TT-3
All	Processor Applicability	Author Chuck Sweeney Rev	0 Cross Reference
8'5		20/72	

The brushes used on the PEC 1000/2000 Series Incremental Tape Transports have a tendency to wear unevenly after prolonged periods of operation in a start/stop mode. A result of this wear can cause either or both of the following symptoms.

- 1. Incorrect spacing as regards the  $\operatorname{End}$  of File and Inter-Record  $\operatorname{\mathsf{Gaps.}}$
- Random Parity Errors with no apparent logic failure

In either case, bit spacing is adversely affected. This condition can be remedied in the following manner:

- Remove power to transport (remove tape if one is mounted).
- b. Remove all PC boards (with the exception of J201, the Reel Servo Module) from the transport.

#### COMPANY CONFIDENTIAL

PAGE 737 PAGE REVISION A PUBLICATION DATE November 1972

Title	CAPSTAN MOTOR BRUSH	WEAR	(TU22/25/28)	(Cont)	Tech Tip Number	TU22-TT-3
All	Processor Applicability	Author	C. Sweeney	Rev	0	Cross Reference
$\sqcup \bot$		Approva	F. Purcell	Date 11/20	1/72	

- c. Carefully remove the two DC supply wires attached to the + and - posts on the Capstan Motor (note their positions for reassembly).
- d. Run a wire from TP1 on J201 to the terminal of the Capstan Motor.
- e. Run another wire from TP2 of J201 to the + terminal of the Capstan Motor.
- f. Apply power to the transport and allow Capstan to run for 2-3 hours.
- g. Remove power from transports, remove wires between J201 and Capstan Motor.
- Reconnect the two DC supply wires to their respective + and - terminals on the Capstan Motor (when securing these wires be certain the brush assemblies are firmly seated in the Capstan Motor housing).

DO NOT OVER-TIGHTEN THESE NUTS

- j. Reinstall the modules that were removed in Step "b".
- k. Remount the tape and apply power to the transport.

Prior to running any diagnostics, recheck the alignment of the following circuits: the Write Ramp generator, the Read Ramp generator, the EOF and IRG timing circuits.

Title	REEL SERVO BOARDS IN PEC TRANSPORTS Number 1023-11-1							TU25-TT-1				
All	P	roc	essor Ap	plicat	ility		Author	Chuck S	weeney	Rev	0	Cross Reference TU28-TT-1
```	8 8	ı	81	1			Approval	Frank Pu	rcell Date	07/3	31/72	1020 11 1

Title	CAPSTAN MOTOR BRU	Tech Tip Number				
All	Processor Applicability	Author	Chuck Sweeney	Rev	0	Cross Reference
		Approval	F. Purcell Date	11/	20/72	TU227TT-3

#### **LUMPARI LUMFIULNIAL**

# **COMPANY CONFIDENTIA**

#### digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator TU28

12 Bit 🗵 16 Bit 🗍 18 Bit 💢 36 Bit 🗵

At present there are three different revision Reel Servo Boards in use. They are:

- a) 100129-01: Used on earlier module with potentiometer controlled tape tension arms; it cannot be used in place of the following boards:
- b) 100913-01: Used in later models with potentiometer controlled tape tension arms; it cannot be used on units with photo-sensing control of tape tension arms; it can be used as a replacement for the 100129-01 after the following wiring change on the PEC unit:

ADD: J201 pin 18 to J202 pin 20

c) 100913-01E: Used on models with photo-sensing control of tape tension (it has two additional 100K OHM pots on it, set back from the +5V and -5V pots, for controlling the response of the photo amplifiers); it can be used as a replacement for (b) by setting the two 100K OHMs before installing the board; it can also be used in place of (a) by setting both 100K OHM pots to 5K OHMs and adding a jumper between J201 pin 18 and J202 pin 20.

Failure to follow the above directions when installing a revision 100913-01E in older transports may cause the Reel Servo amplifiers to be overdriven and fuse F201 to blow (SCR may also be damaged.) Once the pots have been adjusted to 5K OHMs, apply a coating of pot dope to set them.

This can be incorporated in the PDP-8/81/8L Tech Tip Notebook.

Title	CAPSTAN MOTOR BRUSH	WEAR	(Tu	22/25/28)	Tech T Numbe		
All	Processor Applicability	Author	c.	Sweeney	Rev <sub>0</sub>	Cross Reference	
		Approval	F.	Purcell	Date 11/20/72	TU22-TT-3	

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	TU30

Title	RECOMMENDED	SPECIAL	TOOLS	FOR	TU20 AND	TU30	Tech Ti Numbe	p TU30-TT-1
All	Processor Applic	ability	Author	G.	Morrison	Rev	A	Cross Reference
x			Approval	R.	Yurick	Date 10/2	772	TU20-TT-5

This Tech Tip issued for cross reference purposes.

Title	TU30 READ/WRITE HEA	DS	Tech T Numbe	- 1
All .	Processor Applicability	Author G.W. Morrison	Rev <sub>0</sub>	Cross Reference
Х		Approval Lou Nay	Date 9-29-72	


Dec. No.	Vendor No,	Description
29-19161	HP#13312A Opt 20	TU30 9-track R/W head without tape cleaner
29-14371	HP#13310A Opt 20	TU30 7-track R/W head without tape cleaner

Note: Do not order any other part number for these R/W heads; all other sources are incorrect.

It is suggested that a copy of this Tech Tip be posted in all TU30 cabinets for future reference.

Title	TU30 BALANCE SPRIN	Tech Ti Numbe			
All	Processor Applicability	Author Lou Nay	Rev	Ø	Cross Reference
х		Approval Lou Nay & Date	4-29	-74	

Two styles of Balance Springs have been encountered in the field. Before ordering, determine which type you need by referencing the figures below.





Title	Number 1030-10024, G0870 XEV C MODULE									p r TU30-TT-4			
All	All Processor Applicability Author Lou Nay & Rev Ø								ø	Cross Reference			
x							Approval			Date	!		TU20-TT-8

When installing ECO TU30-00024 or if already installed, check the G0870 module. If ETCH REV. C see TU20-TT-8 for corrective action.

Title	Proper	Part	Numbers	for Vac	uum Motors &	Brushes	Tech Ti Number	
All	Proces	sor App	licability	Author	Jim Lingle	Rev	ø	Cross Reference
X				Approval	Dick Odem	Date 10/	+/74	TU10-TT-14

This Tech Tip generated for cross reference purposes.

PRINTED IN USA

Title	Compatability TU55's	Tech Tip Number TU55-TT-1	
All	Processor Applicability	Author E. Luttig Rev	0 Cross Reference
8's		Approval W. Cummins Date 6/7	/72

A. Write enable compatability with TU55's.

There are approximately one hundred and fifty (150) TU56's in the field containing the "B" revision "Switch Control Panel" (assembly 70-06222). Transports containing these control panels will have difficulty enabling the "Write" function if connection in any of the following system configurations.

- A TC01 or TC02 control, a TU56 w/B Rev. Switch Control Panels and more than two (2) TU55's.
- A TC01 or TC02 control, a TU56 w/B Rev. Switch Control Panels and more than one additional TU56 w/C Rev. Switch Panels.
- An additional problem will be generated if the R107 modules in slot B11 of the TU55's have been replaced by S107 modules in which case a TU56 w/B Rev. Switch Control Panels will not operate reliably in conjunction with any TU55's.

If any of these circumstances occur the problem may be resolved by replacing Rev. B panels by Rev. C Panels.

NOTE:

C Revision panels are direct replacements for B revision panels.

/mt

## **COMPANY CONFIDENTIAL**

PAGE 743 PAGE REVISION PUBLICATION DATE

Title	TU55 INFORMATION		Tech T Numbe	
All	Processor Applicability	Author	Rev 0	Cross Reference
		Approval W. Cummins	Date 6/6/72	

Problem:

When a TU55 is set to unit 8 ( $\emptyset$ ) tape creep is evident when other transports in the system are being used. Tape creeps about 3/4" per hour running DECTREX on one (1) other transport, TU56 or TU55. This problem has been observed only on TC $\emptyset$ 8 controller.

Causes

When Status A or the TCØ8 changes value, under program control, unit Ø is selected momentarily causing the select line for unit Ø (8) to "glitch". This glitch appears at the two And gates, at location BØ6 in the TU55, and is Anded with the Forward (FDW) and reverse (REV) signals causing the Direction F/F at BØ8 to toggle as the FWD/REV bit in the Status A register is changing.

Because direction is toggling and Brake Enable is true and delay  $(\emptyset)$  is true, the two solenoid drivers at Bl2R and S cause the left and right brakes to toggle. Because there is uneven tape tension, the tape creeps as the brakes are turned on and off.

Fix:

Install a D664 diode as follows:

This diode prevents the Direction F/F from changing states when Notion ( $\emptyset$ ) is true.

This fix in no way hampers operation of the manual switches that wind or rewind tape.

This can be incorporated in the PDP-8/8I/8L Tech Tip Notebook

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

GIGILAI	12 Bit	X	16 Bit	X	18 Bit	<b>3</b>	36 Bit	Ø

Title	TU55 TAPE GUIDE REP	LACEMENT	Tech T Numbe	ip <sub>r</sub> TU55-TT- <sub>3</sub>
All	Processor Applicability	Author	Rev	Cross Reference
[ ]		Approval W. Cummins	Date 6/6/72	

In Dectape installations which require above average usage, there may be a problem of aluminum from the guides adhering to the tape. The correct procedure for replacing the aluminum guides with an optional. heavy duty, type is as follows:

- 1) Remove all power from the transport.
- Place a protective covering over the head to eliminate any possibility of its being damaged.
- Remove the two hex head screws from the front of each guide and remove the front cover plate assembly.
- 4) Remove the four hex head screws which hold the transport mounting plate in position. Move the transport assembly forward about two inches so that the two hex head screws which secure the guides to the mounting plate can be removed. These screws are accessible from above.
- 5) Each guide is now held to the mounting plate by two roll pins which can be seen from the rear; with a pin punch, drive the pins and guide evenly forward to dismount the guide.
- 6) Check the front surface of the mounting plate where the pins were driven through to be certain that no burring or protrusion of the surface around the holes has occurred. A stone should be used to eliminate any protruding distortion of the surface.
- 7) With pliers, pull the pins from the original guide.
- a) The pins should then be inserted into the new guide, the mating surfaces cleaned, and the guide positioned against the mounting plate with the pins aligned with the holes. With a non-metalic hammer and/or a protective block of wood or plastic, gently tape the guide evenly so as to begin hisertion of the pins evenly into their holes. The screw which is to secure the guide to the plate should be engaged and tightened alternately as the guide is tapped to maintain alignment with the plate as the guide is seated.
- 9) As the screw is finally tightened, there should be no gap between the plate and the quide.
- 10) Replacement of the front cover plate assembly will complete the exchange.
- 11) It is advisable that skew be checked if equipment is available, otherwise a formatting/exercise exchange of tapes between transports will be indicative.

PAGE 745 PAGE REVISION PUBLICATION DATE

CPL Tech Tin Title TU55 "SET UP" SPECIFICATION AND PROCEDURES TU55-TT-Number Processor Applicability Author Rev Cross Reference ΑII Approval Date 6/6/72 W. Cummins

#### TU55 "SET UP" SPECIFICATIONS AND PROCEDURES

- 1) Set brake disk-brake coil gap at .004 in. clearance; a single thickness of ASR-33 paper makes an adequate "gauge". Surfaces should be parallel, however, the .004 in, is to be measured where the surfaces are closest when minor disk distortion is present.
- 2) Torque settings (equally valid for 50 and 60 HZ)
  - a١ Initial conditions
    - 1) Line voltage at AC receptacle on TU55 = 115 VAC
    - Tape on both reels
    - Brake gap set as described above
  - b) Stop Torque set up
    - 1) Connect VOM to tabs of G850 in slot A12 (right motor) (expect + 60 VAC)
    - Switch unit to "LOCAL"
    - Push FWD, ---- switch and release
    - Adjust pot nearer the G850 handle for meter reading of 60 VAC
    - Connect VOM to tabs of G850 in slot All (left motor)
    - Push REV, switch and release
    - 7) Adjust as in step 4 above
  - Trailing Torque set up
    - Connect VOM to tabs of G850 in slot Al2 (right motor)
    - (expect + 85 VAC) 2)
    - Rewind tape so that right reel is nearly full of tape. Push and hold the REV, 
       switch so tape is winding onto the left reel as this adjustment is made.
    - 4) Adjust pot farther from the G850 handle for meter
    - reading of 85 VAC. 5) Connect VOM to tabs of G850 in slot All (left motor).
    - Rewind tape so that left reel is nearly full of tape. 6)

    - winding onto the right reel as this adjustment is made.
    - Adjust pot farther from the G850 handle for meter reading of 85 VAC.
  - d) Stop Delay set up
    - 1) Switch unit to "LOCAL"
    - 2) Scope voltage at pin AØ4D

    - 4) Adjust pot on R303 delay for 80 ms. which is the spec.

digital

12 Bit 😾

#### FIELD SERVICE TECHNICAL MANUAL

16 Bit 🗔

18 Bit 36 Bit 🕟

Option or Designator

Title TU55 SKEW PROBLEMS CAUSED BY TAPE GUIDES

Tech Tip Number TU55-TT-5


All Processor Applicability Author Rev 0 Cross Reference

Approval H. Long Date 08.17.72

It has been found that a batch of incomplete rear cheek plates got into the shelves of our Field Service Stockroom. These plates do not have the lower outside edge beveled. Also all the corners are pretty sharp which is bad in particular at the points where the tape runs onto the plate.

Be sure to check your local supplies and discard or return to Maynard Field Service stockroom any improper plates with the necessary comment.

If any of the unbeveled cheek plates or any plates with burrs are installed they will cause excessive tape flutter and skew.



Title	ADJUSTMENTS FOR DECTA		h Tip <sub>TU55</sub> -TT-6 nber
1	Processor Applicability	Author Robert Nunley Rev 0	Cross Reference
All		Approval Frank Purcell Date 12/06/7	2 TU56-TT-9

#### **COMPANY CONFIDENTIAL**

PAGE 747

PAGE REVISION B

PUBLICATION DATE May 1974

Title	PROBLEM WITH TC01-TU5	5 DECTAPE FORMATTER	Tech Ti Number	
All	Processor Applicability	Author Rev	ø	Cross Reference
8's		A HUMAN LEVEL -	6/74	TC01-TT-4

Title	TU55/56 SPIDER HUB V	Number							
All	Processor Applicability	Author Sweeney/Newberv Rev	Cross Reference						
X		Approval R. Boehm Date 4-	5-74 TU56-TT-13						

This Tech Tip is issued for Cross Reference Purposes.

Title	T U5 5	CONFI	GURA	TIC	N W	ITH TC01/550/552	Tech 1 Numb	Γip <sup>er</sup> TU55-TT <b>-9</b>
AII	Processor Applicability					Author W Freeman	Rev	Cross Reference
						Approval W. Cummins	Date 12/12/73	

The following chart indicates differences which must be resolved when a TUSS is removed from a 550 or 552 and installed on a TC01 or vice versa.

TU55 - A6K to A9S 100 ohm terminator None Non	TU55 - A6K to A9S 100 ohm		TC01	550	552
			100 ohm	W 5 1 3	W 5 1 3
	"Jumpers on w990 connect the following pairs of terminals:	*I			None

## digitai

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🗓 16 Bit 🖫 18 Bit 🖫 36 Bit 🖫

TU56

Title	TU56 Motors - Vendor	Compatability	Tech T	ip r TU56-TT-1
All	Processor Applicability	Author Harry Drab	Rev A	Cross Reference
"		Approval	DateMay 1973	

There are several vendors for TU56 motors at this time. All of them produce acceptable motors, but it should be noted that it is not recommended to mix vendors within a drive because no detailed engineering analysis has been done to determine any possible side effects. All approved vendor motors meet our purchase specs and are therefore within 10% of each other. This means that the same vendor should supply the motors driving the two hubs for a given head, but is is permissable for example to have two Elinco motors on one drive and two Ashland motors on the other drive within the same TU56.

To identify the different vendors, see the attached drawings of the rear of the motors, and the descriptions below.

#### Ashland -

Initially supplied 50 evaluation units which were BAD. The problem was mechanical vibration induced by the 40 cycle drive waveform from the G848. None of these fifty should have reached the field, but if they do, they can be recognized by a front plate (the one with the shaft sticking through) that looks like the Flinco end plate, minus the four kidney shaped holes round the center. Ashland have since fixed the problem and are now supplying good motors which are now commonly used in production.

EAD

Eastern Air Devices have always been good, and were our commonest production source for the last few quarters.


ELINCO

Always been good, although they are not currently being used in production.

MOTRONICS

Have been approved as a vendor, but have not yet supplied production units.

Title	TU56 1	4otors	Tech Ti Number						
AII .	Proc	essor Ap	plicat	ility	L	Author Harry Drab	Rev	А	Cross Reference
х			1		- 1	Approval	Date May	1973	



#### PAGE 750 PAGT REVISION PUBLICATION DATE

## digital

#### FIELD SERVICE TECHNICAL MANUAL

Option or Designator TU56 - TT-2

12 Bit x	16 Bit 🗓	18 Bit 🔀	36 Bit 🔀

Title	TU56	SWITCH	FAIL	URES				Tech Tip Number	)
All	Pro	cessor Ap	plicabili	ity	Author	Derek Oldham	Rev		Cross Reference
x x					Approval	Harold Long	Date 6/6/	72	

Problem "Write Enable" switches failing soon after installation. Correction: Clean the switches with freon or isopropyl alcohol.

Title	G847 MODULE	ECO #6	Tec Nur	h Tip TU56-TT-3
All	Processor Applicability	Author Harry Drab	Rev 0	Cross Reference
×		Approval Bill Cummins	Date 06/1/72	

The transistors called out in the module ECO referenced above have two (2) possible pin configurations and can be inserted backwards.

The transistors in question are DEC part numbers 1510705 and 1510706. The two (2) presently accepted sources are Motorola (MPSAØ5 and MPSA55, respectively), and General Electric (GPSAØ5 and GPSA55, again, respectively). The pin configurations for the Motorola and G.E. transistors are shown at the end of this memo. Note that the flattened part of the transistor cannot be used as a reference when the transistor is inserted.



BOTTOM VIEW



/mt

## **COMPANY CONFIDENTIAL**

PAGE 751 PAGE REVISION PUBLICATION DATE

Title	т	U56	INT	ER	MIT:	TEN'	r ef	RORS					Tech T Numbe	ip TU56-TT- 4
All		Proc	essor	App	olical	bility		Author	В.	Nunley		Rev	0	Cross Reference
L	8	81	8E	8L	15	11	12	Approval	W.	Cummins	Date	6/6	/72	

There are numerous reports of intermittent errors (timing, mark track, parity or data) on TU56. The resultant investigation led to numerous possibilities for the cause of these errors. Not every TU56 exhibits the errors at this time, but the potential is present for all of them. The most probable cause is poor grounding technique. Grounds are made through painted surfaces and mechanical mountings. This Tech Tip will give temporary methods to cure the problems until ECO's are generated.

Do things in this order:

- Clean guides and head. Disassemble the guides and clean the wear plate, its spring and their respective slots. Check for correct assembly of wear plate and spring.
- 2) Make sure all electrical adjustments are set correctly.
- 3) Ground the front panel by running a 30 gauge termipoint jumper from pin C2 in an unused slot in the B row, to one of the screws holding the slide to the right side of the front panel.

These three steps should cure the random problems; however, there is the final step if they  $\operatorname{did}$  not:

- 1) Remove the TU56 from the cabinet.
- 2) Remove the G848 modules and cut the etch going to pin AC2 and to pin BC2.
- Run a jumper from a common point of the two capacitors in the 725 to the ground lug on the back of the 725 power supply where the logic power comes in.
- Remove one screw from each surface on the power supply and scrape the paint from under it, then replace the screw tightly. Do this also for the AC recepticals on the 725.

If the problem persists, you probably have a skew problem which must be corrected by deskewing the guides or the head or both.

# digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator
TU56

12 Bit 🗓 16 Bit 🔀 18 Bit 🔀 36 Bit 🔀

Motor slow to come up to speed:

If you have a motor which seems to have a slow dirve in one direction, the cause may not be a bad motor. This motor exerts a force of about 60 inch/ounces, therefore any undue binding because of misalignment of hubs and guides can cuase the motor to appear to be bad. To check, run a full reel of tape onto the forward reel watching the inside edges of the spool to see that there is some clearance between the spool interior sides and the tape edges. If this clearance is not present, the tape will ride up one side or the other, indicating a misalignment which can cause the drag. Do the same in the reverse direction. If, in either direction, there is the build up on the edge remove that hub and adjust it so that there is clearance between the tape and sppols.

For information only:

The drag may also be caused by the bushings or spring mounted on the motor shaft. These bushings are there to give a balancing drag and to prevent the tape from creeping to the full reel when no motion is ordered either in local or remote. The bushings are oil impregnated and no cleaning of them should be attempted. If after all else fails to eliminate the slow motor and you feel you must replace the motor also replace the bushings and spring. So with each motor (12-9602) order also the following:

Bushing 12-9926 2 each
Spring 12-9917 1 each
Connector Pins 12-9370 4 each

Also check for loose connections in the motor mate-n-lock connectors.

CPL

Title	DECTAPE TRANSPORT CA	BLES				Tech Tip Number	TU56-TT-5
All	Processor Applicability	Author	c.	Sweeney	Rev	0	Cross Reference
All	81 8L 8E	Approval	w.	Cummins	Date 6/6	/72	1006-11-3

Title	Compatability TU55's				Tech T Numbe	TU56-TT- 6
	Processor Applicability	-	E. Luttig	Re	v 0	Cross Reference
All X	11111	Approval	W. Cummins	Date 6	/7/72	TU55-TT-1

PAGE 753	PAGE REVISION	0	PUBLICATION DATE	July 1972

Title	TU56 PROBLEMS		Tech Ti Number	
All .	Processor Applicability	Author	Rev 0	Cross Reference
Lx_L		Approval	Date 08/08/72	

Investigating the following four areas can save you much time when investigating problem reports involving slow turn around and/or up to speed discrepancies.

- A. Dry bushings in anti-creep clutch.
  - The bushings, part number 12-09926, are ordered as oil impregnated. In the past one order of bushings was received which were plain brass, not oil impregnated. It appears that a few (approx. 100) of these were installed in TU56's before the error was caught. These plain brass bushings are easy to spot.
    - They will not have any oily film on their surface.
    - b. In appearance they will be very shiny and will have grooves worn into the surface of the bushing that contacts the hub.
  - Solution: Replace with new bushings which are oil impregnated. The new oil impregnated bushing will have many small black pits in its surface.
- B. Incorrect size of springs (DEC Part Number 12-09917) used in the anti-creep clutch.
  - The easy way to check for this problem is to first make sure that both bushings in the anti-creep clutch assembly are oil impregnated.
    - a. With the anti-creep clutch installed and the hub correctly installed (use gauge) put the Remote-Local-Off switch to the Local position allowing motor time to get up to speed and then turn switch to "Off". If the hub comes to an abrupt stop, less than two revolutions, you may have an oversize spring. The part of the spring that is most critical is the tip that fits into the lock ring in the mounting surface of the motor. If you do not have a new spring it is possible to bend this tip slightly, effectively reducing its length. Do not attempt to bend the spring material too much as it will fracture.

#### C. Hub Set Screws

 If, for any reason, you remove a plastic reel hub from a DECtape transport replace the set screws with new ones and be sure that the set screws are DEC Part #90-08382-10.
 NO OTHER TYPE WILL CORRECTLY HOLD THE HUB!

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
ital		т056
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	1

Title	TU56 PROBLEMS (Conti		ch Tip ımber	TU56-TT-7	
<b></b>	Processor Applicability	Author	Rev	0	Cross Reference
All		Approval H. Long	Date 08/08/	72	

### D. M307 Instability

- The M307 one shot module is rate sensitive when set to its shortest time constant range. This can cause a sufficient "rate delay" or "up to speed" error to cause the DECtape to miss a block. In severe cases the system can oscillate back and forth past the block for which it is searching without ever finding it. Check your control and see if this module is used and checks its operation.
  - a. A quick way to resolve this problem is to set the M307 to the second range and readjust for the correct one shot timing.

#### Summary

PAGE 755

Corrective action has been taken to eliminate all of the above problem possibilities. However, you should investigate your unit with the thought in mind that your problem unit may have been made before the corrections were made.

Title	INTERMITTENT ERROR	S ON TU56	Tech T	
All	Processor Applicability	Author	Rev 0	Cross Reference
х		Approval W. Cummins	Date 10/18/72	

There are numerous reports of intermittent errors (timing, mark track, parity or data) on TU56. The resultant investigation led to numerous possibilities for the cause of these errors. Not every TU56 exhibits the errors at this time, but the potential is present for all of them. The most probable cause is poor grounding technique. Grounds are made through painted surfaces and mechanical mountings. This Tech Tip will give temporary methods to cure the problems until ECO's are generated.

Do the following procedure in this order:

- Clean guides and head. Disassemble the guides and clean the wear plate, its spring and their respective slots. Check for correct assembly of wear plate and spring.
- 2. Make sure all electrical adjustments are set correctly.
- 3. Ground the front panel by running a 30 guage termipoint jumper from pin C2 in an unused slot in the B row, to one of the screws holding the slide to the right side of the front panel.

These three steps should cure the random problems, however, there is the final step if they did not:

- 1. Remove the TU56 from the cabinet.
- 2. Remove the G848 modules and cut the etch going to pin AC2 and pin BC2.
- 3. Run a jumper from a common point of the two capacitors in the 725 to the ground lug on the back of the 725 power supply where the logic power comes in.
- Remove one screw from each surface on the power supply and scrape the paint from under it, then replace the screw tightly. Do this for the AC receptacles on the 725.

If the problem persists you probably have a skew problem which must be corrected by deskewing the guides or the head or both.

Motor slow to come up to speed:

If you have a motor which seems to have a slow drive in one direction, the cause may not be a bad motor. This motor exerts a force of about 60 inch/ounces, therefore, an undue binding, because of misalighment of hubs and guides can cause the motor to appear to be bad. To check, run a full reel of tape onto the forward reel watching the inside edges of the spool to see that there is some clearance between the spool interior sides and the tape edges. If this clearance is not present, the tape will ride up one side or the other, indicating a misalighment which can cause

## COMPANY CONFIDENTIAL COUPMENT CORPORATION

CPL

digital	FIELD SERVICE TECHNICAL MANUA	Option or Designator TU56
Glaria	12 Bit X 16 Bit X 18 Bit X 36 Bit X	

Title	INTERMITTENT ERROR	s on Tu56	(Continued)	Tech Ti Number	TU56-TT-8
All	Processor Applicability	Author	Rev	0	Cross Reference
X I		Approval W	Cummins Date 10/	18/72	

the drag. Do the same in the reverse direction, If, in either direction there is the build up on the edge, remove that hub and adjust it so that there is clearance between the tape and spools.

For information only; the drag may also be caused by the bushings or spring mounted on the motor shaft. These bushings are there to give a balancing drag and to prevent the tape from creeping to the full reel when no motion is ordered either in local or remote. The bushings are oil impregnated and no cleaning of them should be attempted. If after all else fails to eliminate the slow motor and you feel you must replace the motor also replace the bushings and spring. So with each motor (12-9602) order also the following:

Bushing 12-9926 - 2 each Spring 12-9917 - 1 each Connector Pins 12-9370 - 4 each

Also check for loose connection in the motor mate-n-lock connectors.

## digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator TU56

12 Bit ☑ 16 Bit ☑ 18 Bit ☑ 36 Bit ☑

Title ADJUSTMENTS FOR DECTAPE SYSTEMS - FAMILY OF 8

Tech Tip
Number TU56-TT-9

Cross Reference

All Processor Applicability Author R. Nunley Rev g Cross Reference

Approval F. Purcell Date 12/06/72

#### ADJUSTMENTS FOR DECTAPE SYSTEMS

There are several various sources of adjustment procedures for DECtape some of each of which are incorrect. To correct the difficiencies, this paper is a consolidation and condensation of the various sources and has as its objective to establish procedure and value for the different delaws and oscillators.

Listed in the outline are different adjustments, the procedure to adjust, the value to adjust to, test points and pot/module location. Tools necessary:

454 oscilloscope or equilivant = (scope) Volt-OHM-Ammeter = (VOM) Pot Tweeker 24 guage termipoint jumper - TCOl 30 guage termipoint jumper - TCO8

At least 1 known good certified or formatted reel of certified DECtape (supplied by customer).

1 set of Allen Wrenches

#### Programs:

#1 1224 TAD 24 0000 DTCA DTXA 6766 9991 7300 CLACLL 0002 TAD 23 0003 1023 DCA 20 0004 3020 15Z 21 2021 0005 5005 JMP.-1 0006 1SZ 20 9997 2020 JMP.-3 5005 0010 TAD 25 0011 1025 DTXA 6764 0012 JMP. BEG +2 5002 0013 9999 0020 9921 0000 9922 0000 Wait loop about 1.2 sec. 9923 7799 Unit 0, move forward 9924 9299 Change direction each DTXA 0400 9925

PAGE 759 PAGE REVISION 0 PUBLICATION DATE December 1972

Title	ADJUSTMENTS FOR DECTAI	E SYSTE	MS	- Family	of 8		Tech T	
All	Processor Applicability	Author	R.	Nunley		Rev	ø	Cross Reference
L		Approval	F.	Purcell	Date	12/0	6/72	i

Programs (continued)

# 2		
ØØ3Ø	1237	TAD 37
ØØ31	6764	DTXA
ØØ32	7 Ø Ø Ø	NOP
ØØ33	7000	NOP
ØØ34	7000	NOP
ØØ35	72ØØ	CLA
ØØ36	523Ø	JMP 30
ØØ37	9499	Unit Ø, Reverse, HALT.

TRANSPORTS ADJUSTMENTS		
TU55:	PROCEDURE	VALUE
Brake Disk Gap	Power off. Brake gap is set by loosening the set screws in the hub of the disk and spacing the disk from the braking surface (on the motor)	The gap should be about .004 inches (one thickness of TTY paper). Disk should fly parallel to the brake surface.
Brake Oneshot	Power on. Local. Equal tape on each reel. Forward or rev- erse switch rapidly pushed or released. SCOPE.	TP A4D Nominal 80 msec. Pot R303 AB4.
Drag & Stop Torque Voltage	Local. Equal tape on each reel. Connect black lead from meter to red AC input faston connector on back of TU55 (above motor). Right motor - connect red lead from meter to faston tab of cap below right motor (as viewed from the front). Do drag and stop adjustment for right motor before moving the red lead from meter to faston tabs on cap below left motor (as viewed from the front). Do drag and stop adjustment before removing leads. Caution should be taken not to connect meter leads to the G850's for they are easily shorted and destroyed.	Right: Connect meter as described. Power on. Stop: Push and Release FWD Push button. Adjust pot nearest the handle on 6850 in Al2 for 60 VAC. Drag: Push Hold (REV) — Pushbutton, adjusting pot fartherest from the module handle on 6850 in Al2 for 85V AC. Power Off: Connect leads for left motor. Power on left. Push and Release (REV) — pushbutton, ADJ pot nearest the handle of 6850 in Al1 for 60 VAC.

		CFD
	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		TU56
0191.00	12 Bit 💢 16 Bit 🔀 18 Bit 💢 36 Bit 🔀	

	7.7.2	ontin	ued)		- FAMILY			Number	
			Author	R.	Nunley		Rev	0	Cross Reference
1 1	1 1		Approval	F.	Purcell	Date	12/	06/72	
			Processor Applicability		Processor Applicability Author R.		Processor Applicability Author R. Nunley	Processor Applicability Author R. Nunley Rev	Processor Applicability Author R. Nunley Rev 0

ADJUSTMENTS TU55:	PROCEDURE	VALUE
Drag s Stop Torque Voltage (continued)	Power ON. Local. Actuate in turn forward and REV. Pushbutton, tape should run freely in each direction and stop with no backlash or slapping. If any slapping is in evidence, the brake oneshot may be fine tuned to remove the slap.	Drag: Push and hold — (FWD). Pushbutton adjusting pot furtherest from the handle on G850 in All 85V AC. Power OFF. Remove meter leads.
TRANSPORTS		
ADJUSTMENTS TU56:	PROCEDURE	VALUE
Brakė Oneshot	Power ON. Equal tape on each reel. Local - Rapidly push & release FWD or REV pushbuttons. Scope.Fine adjust so there is no tape slap.	M392 B98 Left transport, TP, B08F2 top pot. Right transport TP B08T2, botton pot. Nominal 85 msec.
40 Hz Oscillator	Scope. Power ON.	A03 M2 or A03 M2 Adjust oscillator for 25 msec (40 Hz)
нивs	Hubs are to be positioned so that there is \$\mathscr{\textit{917}}\$ inches clearance between back of hub and shaft channel in mounting plate. The set screws are to be adjusted to 18 inches/ounces. However the guage and torque wrench necessary for hub adjustment are not always available, so the following is the procedure:	
PAGE 761	PAGE REVISION 0 PUBLICATION	DATE December 1972

Title	ADJUSTMENTS FOR DECTAR	PE SYSTEMS - FAMILY O	Tech Ti	p TU56-TT-9
All	Processor Applicability	Author R. Nunley	Rev 0	Cross Reference
		Approval. Purcell	Date 12/06/72	

## ADJUSTMENTS FOR DECTAPE SYSTEMS (Continued)

TRANSPORTS ADJUSTMENTS		
(TU56)	PROCEDURE	VALUE
UBS (continued)	In lieu of .Ø17 guage:	
	Position hub so that there	
	is no tape pile up on either	
	wall of the reel when tape	1
	is wound onto that reel. Hub	
	should fly parallel to the	ł
	front panel with no wobble.	
	In lieu of Torque wrench:	
	Adjust set screws only with	
	a free Allen wrench (not the	1
	type which folds into a knife	
	case - like handle or ones	ł
	which have screw driver handle)	1
	This limits the amount of	i
	mechanical advantage but allows	(
	the set screw to be torqued	
	enough to sufficiently set	
	the screw. CAUTION: The	
	serrated cup of the set screw	ı
	(DEC #90-8382-10) is soft and	1
	will become smooth after	
	several tighten-loosen cycles	1
	and must be replaced.	
-	Toggle in Programs	

# COMPANY CONFIDENTIAL

digital

## FIELD SERVICE TECHNICAL MANUAL

12 Bit 💢 16 Bit 💢 18 Bit 💢 36 Bit 💢

Option or Designator
TU56

Title	ADJUSTMENTS FOR DECTA	P TU56-TT-9		
All	Processor Applicability	Author Robert Nunley F	Rev 0	Cross Reference
^"	1 1 1 1 1 1 1	Approval Frank Purcell Date	12/06/72	

ADJUSTMENTS	PROCEDURE	TCØ1	TC #8
TPO Crosstalk	Toggle in Programs		
Delay	Scope. Transport remote, Unit Ø, equal tape on each reel. Tape has to be either certified or formatted Load Start 0000.	DTE20M. ADJ top pot, R302DTE 20 for 10 M. sec. Positive going sqaure wave.	A14F2. ADJ top pot M302 A14 for 10 ps. sec. Pos- itive going square wave.
TP1 Crosstalk Delay	Same as TPO.	None	Al4T2. ADJ bottom pot M302 Al4 for 10 p4 sec Positive going square wave.
	Halt Computer		
Unit & Motion Delay	Scope. Transport Remote, Unit Ø, equal tape on each reel. Tape must be either certified or formatted. Load and start 0000.	DTE25D. ADJ R303 DTE25 for 120 msec posit- ive going square wave.	D14E2. ADJ top pot M307 D14 for 140 msec. Negative going square wave.
Rate Delay (TC01)	As in U & M Delay.	DTE15E. ADJ Pot M303 DTE15 for 70 M sec pos- itive going square wave.	
	Halt computer.		
Speed Delay (TC08)	Remove G888 from Al8. Termipoint jumper between D14K2 & D14U1. Transport, remote, unit 0. Run program #2. Restore TC08 when finished.		D14F2. Adjust bottom pot. M307 D14 for 70 \(\mu\) sec. Neg- ative going square wave.
XSA Delay	Transport remote unit  # Load start 0030, program #2.	DTE20V ADJ Botton pot. R302 DFE20 for 5 A.sec. Negative going square wave.	With ECO TCO8- 0021 D16T2. Bottom pot. ADJ M302 D16 for 3 psec.

l	Title	ADJUSTMENTS FOR DECTAI (Continued)	PE SYST	EMS - Family of 8		Tech Ti Number	
1	All	Processor Applicability	Author	Robert Nunley	Rev	0 1	Cross Reference
L			Approval	Frank PurcellDate	12/0	6/72	

ADJUSTMENTS	PROCEDURE	TC01	1 TC08
XSA Delay (con't)	HALT COMPUTER		Without ECO TCO8-0021 D16T2. Bottom Pot adjust M302 D16 as follows: PDP8-I 6.5 M.se PDP8-E 6.5 M.se PDP8-E 6.5 M.se PDP8 6.5 M.se PDP8 6.5 M.se Positive square
Write Clock	Scope. 24 Guage termipoint jumper - TC01 30 guage termipoint jumper - TC08 transport local. No tape over head. Computer halted.	Jumper between ground and DTD22P. TP. DTC25D. ADJ pot R401 DTC25 for 8.33 sec. Pulse repition rate. (120 KHz) Remove jumper.	Jumper between ground and D15K; TP. D15D2 ADJ pot M401 D15 for 8.33 sec (120 KHz). Pulse repition rate. Remove jumper.
SYNC-PL Delay (TCO8)	Make following changes to program 1: 0024= 0310-Unit 0, FWD, search. Continous. 7754-WC=0000 7755-CA=0177' Transport, Remote, Unit Ø, equal tape on each reel. Tape must be either certified or formatted. Load and Start 0000. Scope.	None	TP D16F2. ADJ top pot M302, D16 for .2 msec. Positive going square wave. (This ADJ added by ECO TCO8- 00018).

#### FIELD SERVICE TECHNICAL MANUAL Option or Designator digital TU56 12 Bit 🔯 16 Bit 🔽 18 Bit 36 Bit X

Title	ADJUSTMENTS FOR DECTA	APE SYSTEMS - FAMILY OF 8 Number	ip TU56-TT-9
All	Processor Applicability	Author Robert Nunley Rev 0	Cross Reference
All	1 1 1 1 1 1 1	Approval Frank Purcell Date 12/06/72	

At this time all adjustments have been made. Scratch tapes should now be formatted and Basic Exerciser parts 201, 203, 204 and 205 should be run to test the DECtape system. On multiple transport systems the just formatted tapes should be swapped between the various transports to help detect any skew problems which will be manifested as random errors after the tapes have been swapped. If a skew problem is uncovered obtain a G500 TU55/56 skew tester module and following the cautions and procedures outlined, deskew the drives.

## Read instructions completely before using.

If system has several transports which must be deskewed, CAUTION: be sure to recover data from tapes written with skew before deskewing all transports:

After much research and testing, it has been concluded that tapes marked "ZERO SKEW" and really have zero skew, are almost non-existant. As the tape ages and has undergone various handlings and abuses, such as dirty drives, misadjusted hubs, etc. the tape looses its physical specifications and thereby its usefulness as a "ZERO SKEW" reference. Also the oxide portion of the tape have not been applied with tight quality control and the tape itself may induce some skew even if formatted on a drive which has been conscientiously deskewed to zero time difference between tracks # and l#, therefore, BEWARE OF TAPES MARKED "ZERO SKEW" - THEY MAY NOT NECESSARILY BE!

The only true, honest and accurate method of measuring skew is to format a tape and turn it over, so that oxide side is up and read this tape on the drive on which it has been formatted. The time difference between the two signals (track 1 and 10) is twice the actual skew of the transport.

Unless a tape has been marked "certified" by DEC, its oper-CAUTION: ation and skew holding characteristics cannot be guaranteed. All DECtape skew work shall be done only with "certified"

tape.

Time difference between the signals on the timing SKEW: GLOSSARY: tracks (track 1 and track 10), due to the head

being other than perpendicular to the chassis mounting surface and path of tape travel.

DEAT.

The value obtained when measuring the skew of a SKEW: head against a zero skew tape.

A tape on which there is zero time difference Zero between the timing tracks. SKEW TAPE:

PAGE 765 PAGE REVISION 0 PUBLICATION DATE December 1972

Title	(Continued)	PE SYSTEMS - Family of 8	Tech Tip Number	TU56-TT-9
All	Processor Applicability	Author Robert Nunley Rev	0	Cross Reference
Ĺ		Approval Frank Purcell Date 12/0	06/72	

## TO USE: (1) Plug in skew tester AFTER selecting source of V plus, see NOTES on S3 and TO USE: (5), S3.

- (2) Calibrate. See NOTES on S1 and TO USE: (5), S3.
- (3) Select correct split winding, see NOTES on S2 and TO USE: (5), S2.
- (4) Skew Test
  - A. Zero Skew Tape Available: (Certified DECtapes are not zero skew. They may have a low sec skew.) Run tape across head in normal manner. Gain of tester is enough to give clipped sine wave out. About 10V P/P. Go to step 4C. This skew is real.
  - B. No Zero Skew Tape Available. Clean tape head and guides. (4-E) Format Tape. Reverse tape so oxide side is up. (4-F) Now thread this tape from take-up reel across head with oxide up onto original supply reel. Move tape in local mode. Go to step 4C. The skew indicated is twice real skew.
  - C. Skew is measured by measuring the time difference between the two signals crossing a given reference line. Figure 1. To test skew, with tape in motion, depress lightly on the back edge of the tape on the right or left sides of the head. Record which side causes the skew to increase when pressure is applied to one side or the other. If the real skew is greater than 2 pt sec, the head should be deskewed. This tolerance will apply to both TU55 and TU56 transports to gain an added factor of interchangeability of tapes. If the head is to be deskewed, it should be taken as close to zero as possible. If a non-zero skew is used, it must be formatted after each attempt to deskew.
  - D. To deskew:
    - Remove head and thoroughly clean back of head and mounting surface of all ditt, glue, skew shims, etc. Remount head and redo 4A or 4B as applicable.
    - 2. If shimming is necessary, magtape reflective marker (DEC #29-15191) is acceptable. Place the marker on the back of the head on the edge of the side which caused the skew to increase in step 4C. (For TU56 heads, the reflective tape must be placed only below the mounting screw.) Remount head being careful not to curl the ship tape edge and redo step 4A or 4B.

# COMPANY CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator TU56
FREEDMAN	12 Bit 🛛 16 Bit 🕅 18 Bit 🕅 36 Bit 🖂	

Title	ADJUSTMENTS FOR DECTA	APE SYSTEMS - Family of 8	Tech Tip TU56-TT-9
Ali	Processor Applicability	Author Robert Nunley Rev	0 Cross Reference
/	1 1 1 1 1 1 1	Approval Frank Purcel 1 Date 12/	06/72

- E. To Clean:
  - Heads and Guides: Use DECtape cleaning solution generously on the head, wiping dirt with clean, lint free towel (Kimwipe).
  - Guides: Disassemble guide from plate and thoroughly clean with solution all parts including wear plates, studs, springs, spring holes and guides themselves.
  - Tape: Place doubled clean, lint free towel over head; thread tape over towel; place free end of towel over tape.

Run tape from end-to-end at least once in each direction.

F. Reversing Tape: (Oxide side up)

Figure 4-F-1

Mount normally full reel of tape on right hub and empty reel on left. Thread tape from bottom of full spool onto top of empty reel. In local move all tape to left reel. This places oxide side up for skew test.

CAUTION: Maintain manual pressure on the supplying reel to prevent tape runaway.

- (5) Switches: NC = DOWN NO = UP
  - S1 (Middle Switch) Calibrate NO/Normal NC
    - NO Select signal to lower amp to compensate for internal drift and phase shift of op amps. To calibrate, put switch in NO position, scope in Add, tape oxide side up and move tape in local. The two signals are 180° phase and should cancel. ADJ 10XPOT for smallest resultant signal. Return switch to NC position.
    - NC Signal from other half split winding is applied to lower amp for skew test. Do not adjust pot for any difference in amplitude. This difference is a result of low signal from one half of split winding due to skew.

Title	ADJUSTMENTS FOR DECT	APE SYS	TEMS - FAMILY OF	8	Tech Ti Number	
All .	Processor Applicability	Author	Robert Nunley	Rev	0	Cross Reference
		Approval	Frank PurcellDate	12/0	6/72	

TO USE: (5) Switches (continued)

- S2 Top Switch: Select split winding, due to different vendors assigning different pins for head connection. If switch is in wrong position, SIG2 will be twice amplitude of SIGl in normal position of Sl, when oxide side up. If oxide side is down, a phase shift plus skew will result.
- S3 Bottom Switch: For compatibility to R series transports NC-- +5V if applied to V plus.

NO-- +10V is divided to +5 for V plus.

CAUTION: This selection is to be made before voltages are applied.

TU55/56 Skew Tester may be placed in any empty slot which has +5 (or +10), -15, and ground in pins A2, B2 and C2 respectively.

Attach female data cable from head to male of tester.

PARTS LIST:

```
MC1709CG
                           19-9344 - El through E4
220 OHM 1/4W 5%
                           13-0271
4.7K 1/4W 5%
                           13-0447
1.5K 1/4W 5%
                           13-0391
22K 1/4W 5%
                           13-1808
10K POT
                           13-9143-10
470K 1/4W 5%
                           13-2398
330 OHM 1/2W 5%
                           13-0296
1N753A
                           11-2421
22pf 100V 5%
                           10-0021
10pf 100V 5%
                           10-0006
.01mf 100V 5%
                           10-1610
6.8 mf 35V 20%
                           10-0067
1 PST 6 AT1-T2
                           12-1168
Ampheno1
  133-022-03
                          12-2909
  680 OHM 1/2W 5%
                          13-0347

    Amphenol Pin Assignments
```

NOTES:

- - -Pin A Skew Tap.
  - -Pin D Center Tap.
  - -Pin B solid winding on Western Magnetic head.
  - Split winding on Brush head.
  - -Pin C Split winding on Western Magnetic or General Instrument. Solid Winding on Brush.
    - Split winding for skew measurement.

DIGITAL EQUIPMENT CORPORATION

CPL

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		TU56
GUSHUSH	12 Bit 🕅 16 Bit 🕅 18 Bit 🐼 36 Bit 🔀	

Title	ADJUSTMENTS FOR DECTA	PE SYST	EMS - Family of	8	Tech T Numbe	iP TU56-TT-\$
All	Processor Applicability	Author	Robert Nunley	Rev	ø	Cross Reference
^"	1	Approval	Frank Purcel Par	te 12/	06/72	

#### Notes: (continued)

- M series use NC position of S3 (+5 applied to A2).
   R series use NO position of S3 (+10 V applied to A).
- 3. E1-E4 MC1709 CG. Pin 4 = V minus Pin 7 = V plus.

Unless otherwise noted resistors are in OHM, 1/4W. 5%



- 5. S1 = calibrate/normal
  - S2 = select split winding
  - 93 = select V plus source

Title	(Continued)	PAPE SYSTEMS - FAMILY (	OF 8 Tech T	
All ,	Processor Applicability	Author Robert Nunley	Rev <sub>0</sub>	Cross Reference
		Approval Frank Purcell D	Date 12/06/72	1




FIGURE 1

Input Coupling: AC; Sync: AC HF REJ; ADJ both CH to Ø level

Sync on channel 1. Put start of sweep at left end of X axis. Position seep 2 to start at same point. The difference in time where the two sweep across the X axis is the skew.

NOTE: Signals shown are for reference only to show skew measurement. They may be square wave (step 4A) or negative portion of this signal depending on tape direction (step 4B).


FIELD SERVICE TECHNICAL MANUAL Option or Designator digital TU56 16 Bit 18 Bit M 36 Bit 🖂 12 Bit 冈 Tech Tip TU56-TT-9 Title ADJUSTMENTS FOR DECTAPE SYSTEMS -FAMILY OF 8 Number Cross Reference Processor Applicability Robert Nunley Rev Author ΑII Approval Frank Purcell Date 12/06/72 6600 OUTPUT ABOUT 10 V P/P be cleaned If tape is reversed, channel 2 should lag channel 1, as shown with dotted lines, the same amount as it leads going forward. If this condition is not met, either amount is different or does not swap ţ DKIDE SIDE DOWN These pictures are for reference only, however can be used It indicates faulty guides which must I SKEY Channel 2 leads channel 1 as shown. CHAR ~ 4 Moving Forward 4500 OUTPUT ABOUT 2V P/P illuatrate a point from lead to lag, rape: or replaced. OXIDE SIDE UP Given:

## COMPANY CONFIDENTIAL

REF, ONLY FIGURE I A

PAGE 771 PAGE REVISION 0 PUBLICATION DATE December 1972

Title	ADJUSTMENTS FOR DECT (Continued)	APE SYSTEMS - FAMILY OF 8	Tech Tip TU56-TT-9	
All	Processor Applicability	Author Robert Nunley R	ev 0 Cross Reference	
		Approval Frank Purcell Date 12	2/06/72	



## **COMPANY CONFIDENTIAL**

DIGITAL EQUIPMENT CORPORATION




## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit M 16 Bit 冈 18 Bit 36 Bit 🔯 TU56

Title	ADJUSTMENTS FOR DECTA (Continued)	APE SYSTEMS - Family of 8	Tech Tip Number TU56-TT-9
All	Processor Applicability	Author Robert Nunley Rev	0 Cross Reference
1	1 1 1 1 1 1 1	Approval Frank Purcell Date 12/0	6/72



# **COMPANY CONFIDENTIAL**


PAGE 773

PAGE REVISION

PUBLICATION DATE

December 1972

Title	ADJUSTMENTS FOR DECTA (Continued)	APE SYSTEMS - FAMILY OF 8	Tech Tip Number	TU56-TT-9
All	Processor Applicability	Author Robert Nunley Rev	0	Cross Reference
1 1		Approval Frank Purcell Date 12/0	6/72	



digital

## FIELD SERVICE TECHNICAL MANUAL

16 Bit X

12 Bit X

18 Bit 🕅 36 Bit 🕅

Option or Designator
TU56

Title	G848 MODULE REVISION	ONS			Tech Ti Number	
All	Processor Applicability	Author	Bill Kochman	Rev	ø	Cross Reference
x		Approval	Jeff BlundellDat	e 02/2	1/73	G848-TT-1

The "new" (triple height CS Rev.  $_{\rm J}$ ) G848 module is not to be mixed with earlier CS Revisions within any TU56.

It follows therefore that only "old" (double height) G848's with ECO G848-008A may combine with triple height modules within a transport.

"Old" modules have been seen on the field with their handles stamped CS Rev. J (indicating that ECO G848-0008A has been installed), but without the ECO having been installed.

Play safe when you have to replace a "new" module with an "old" one, and check for the ECO #6348-008A rework, which consists of two 680 OHM resistors added to the base circuits of Q1 and Q3. One of them is positioned at the edge of the board near Pin BV, and the other is across the board about one inch from pins AB and AH.

Title	Title DECtape Reels Falling Off Drive Number				
All	Processor Applicability	Author Harry Drab	Rev	Cross Reference	
х		Approvai J. Blundell	Date 6/12/73		

A batch of DECtapes wound onto oversized reels has escaped into the field. The total quantity of such reels is under 1,000, and the reels will cause problems only when mounted on hubs which are at the very low end of their dimensional tolerance.

Should customers complain of loose or falling DECtapes, check the following dimensions:

- a) I.D. of reel should be 2.495" to 2.505"
- b) O.D. of hub should be 2.510" to 2.525"

(The worst over-sized reel measured was 2,508")

If a customer has a large library containing suspected oversized reels, a gauge is available for loan from your regional support group to check these reels. Acceptable spare reels (part number 12-9331) can be obtained through normal field service spares channels.

This is not a blanket offer to replace all worn out DECtape reels in the field, you should be honestly convinced your customer really did receive oversize reels from Maynard before contemplating gauging and replacing reels.

COMPANY CONFIDENTIAL

PAGE 775 PAGE REVISION A PUBLICATION DATE May 1974

Title	TU56 Ground Problem		Tech T Numbe	ip r TU56-TT-12
All .	Processor Applicability	Author / W. Freeman	Rev o	Cross Reference
X		Approval W. Cummins	Date 12/5/73	

Problem: "oor data reliability; usually on transport in front of the power supply.

A possible reason for this problem may be improper ground connections in the TU56 or 725 power supply (usually in the power supply). The TU56 has two separate ground systems. One for the external supplies (+5 or +10 and -15) and one for the reel motor power supply (725). These ground systems are designed so that motor current does not return on the external supplies ground line. The two ground systems are commoned at a virtual current node on the G848 "Motor Drive" modules. If the two grounds were shorted within the 725 power supply or if one of the grounds was open sufficient noise could be generated to cause data errors.

To check for this problem perform the following steps:

- 1. Remove all (4) G848 modules from the TU56.
- Measure the resistance between the two ground connectors on the front of the 725 power supply. The resistance should be infinite.
- Measure the resistance between each harness connector (pin 3) which you have disconnected from a G848 and the ground side of each filter capacitor in the 725 power supply. This resistance should be zero (a short circuit).
- If 2 above is not true find the short and repair.
- If 3 above is not true find the open and repair. Usually this is caused by a poor stripping of wire or a poor crimping of the AMP connectors.

Title	TU55/56 SPIDER HUB VAN	р ТU56-ТТ-13		
All	Processor Applicability	Author Sweeney/Newbery Rev	0	Cross Reference
Х		Approval R. Boehm Date 4-5-	74	TU55-TT-8

Recently there has been some confusion over the set-screw placement in the "spider hubs" used on the TU55 and TU56. (hub part #74-#739#)

Initially, the set screws were aligned at 180° apart on the hub.

This positioning created an excessive amount of stress on the hub threads, which usually resulted in the hubs becoming loose and unusable after a short period of time.

The problem has currently been rectified by re-law out of the setscrews. The set-screws are now mounted  $120^{\circ}$  apart, and this seems to have alleviated the earlier problem of thread/hub damage

In an effort to use up existing stock, the old units (with the 180° spacing) had their original holes bored out oversize so that insertion of set screws is impossible (unless you go through the trouble of purchasing oversize screws locally). These old units were then re-bored and tapped at the new displacement. (e.g. 120° apart). There are about 800 of these re-worked spider hubs in existence, so don't panic if you come across some with four holes in them.

All new units will have the 120 spacing.

Offsetting the screws in this fashion has not created any wobble effects from the slight hub weight imbalance.

digital

## FIELD SERVICE TECHNICAL MANUAL

CPL
Option or Designator

12 Bit 🗝 16 Bit 😧 18 Bit 😿 36 Bit 🗴

TU56

Title	TU56 TAPE BOUNCE/EARL	p r TU56-TT-14		
All	Processor Applicability	Author Bill Connors	Rev of	Cross Reference
\ v	1 1 1 1 1 1 1	Approval Dick Russell	Date 6/19/74	

A number of TU56's have been installed in the Field that wear out tapes in an unreasonably short time. Most of the tape failures occur around the beginning of tape, where the directory and system areas are located. Investigation of the problem has shown that the errors are caused by tape physically lifting off the head, or "bouncing," when a section of dectape has worn narrow by enough to fit between the backplate and the wear plates without touching them. The "bouncing" of the unrestricted tape is a characteristic of the TU56's square wavedriven motors, the severity of the bounce being a function of capacitor l/motor mismatch, but the bounce is suppressed as long as the wear plates are in contact with the edge of the tape. Situations may exist where a guide is spaced out away from the mechanical front panel or a wear plate doesn't ride properly, causing dectape to bounce on a TU56 which is otherwise in top condition.


The following sections describe a method for determining if bounce is present or if a TU56 is wearing tape out and how to correct the problems.

#### A. TAPE BOUNCE

The bounce that lifts tape is caused by the change in motor torque produced when the G848 switches applied motor voltage. To see the effects of the bounce on a scope, shim the wear plate back and load a basic tape motion routine into the processor and exercise only the first few blocks at the becinning of tape.

SET UP THE SCOPE AS FOLLOWS:

external (use Signal "Fwd H" A7Hl 10ms/Div "B" DLYD AC or DC auto-trigger chopped chan 1.5V/Div chan 2 10V/Div



Place channel 1 on any power transistor case on the G848 driving the right hand motor, and place channel 2 on the analog output of the timing track amplifier examp: Al4 pin H2 on the G888.

PAGE 777 PAGE REVISION 0 PUBLICATION DATE July 1974

Title	TU56 TAPE BOUNCE/EARLY TAPE WEAR (CONT.)							Tech Ti Number	
All	Pro	ocesso	Applic	ability		Author Bill Connors	Rev	ó	Cross Reference
х						Approval Dick Russell	Date 6/19	/74	


When the tape lifts off the head, the TT amplitude goes to zero. It may be necessary to trigger from the square wave driver (channel 1) to see a clearer picture. Tape bounce occurs only under the following conditions:

- The tape is free to move vertically; ie., whenever tape is worn narrowly enough to fit between the back plate and wear plates without touching either of them, or when the wear plates are shimmed out away from the tape.
- 2) The driving motor is turning on empty reel (forward tape motion at BOT or reverse tape motion at  ${\tt EOT}$ ).
- The driving motor and capacitor are not perfectly matched (which is almost always the case).

The severity of the bounce is directly related to the degree of mismatch between the driving motor and its capacitor. Drag motor mismatch will not cause or prevent bounce. A normal TU56 with proper wear plate contact, even with severe driving motor mismatch, will show up to a 20% reduction in the peak to peak timing track analog output voltage. A 40% - 50% loss of amplitude due to bounce will cause random marktrack errors, and greater than 50% loss of amplitude will cause fairly frequent marktrack and data errors. These figures are for a de-skewed TU56; bounce can be aggravated by out of skew guider and heads. Once a particular dectape has worn widthwise to the point that it is free to move vertically, bounce is inevitable and the tape must be discarded. Bounce is also related, occasionally, to power supply grounding problems. Before you suspect tape wear problems and order expensive tape guide parts, its probably a good idea to install ECO #725-12. This is particularly the case if marktrack errors occur with equal frequency throughout the life of the tape, or if marktrack errors occur more frequently when both drivers are on-line, instead of one on-line. ECO #725-12 has cured more than one intermittent TU56.

NOTE: Timing track output during start/stop sequence when tape is accelerating/decelerating should not be confused with tape bounce. This is due to normal gain changes during direction changes.

50msec/div Chan 1 .5V/div Chan 2 10V/div



Option or Designator



## FIELD SERVICE TECHNICAL MANUAL

\_

12 Bit 区 16 Bit 区 18 Bit 区 36 Bit 区 TU56

-----

Title									Fip er TU56-TT-14	
All	P	roce	ssor A	Applicat	oility		Author Bill Connors	Rev	Ħ	Cross Reference
х			1	- 1			Approval Dick Russell [	Date 6/19,	/74	

#### B. TAPE WEAR:

The rate at which a dectape wears width wise depends on the following:

- The finish of the ceramic wear plate.
- 2) The finish of the black-oxide coated rear cheek plate (back-plate).
- 3) The amount of spring tension applied to the wear plate.
- 4) The depth of the wear plate pocket, which determines how much of a wear away before it is free to bounce.

The amount of spring tension applied to the wear plate also has a great effect on how fast the edge of a dectape will ewar. The former springs were stiff and not ideally located, putting 100 grams pressure on the high side of the wear plate and ~200 grams pressure on the low side.

ECO\$\frac{700-6320-001}\$ installs a new style spring which applies \$\pi40\$ grams pressure to the wear plate on each side. The lighter spring pressure reduces tape wear, but it isn't as tolerant of out of skew guides or of misaligned or wobbly reel hubs. If a TU56 has the lighter wear plate-springs, make sure the hubs don't wobble excessively and the guides are on straight. Check ECO write-up for parts for compatibility considerations. The minimum specified width for dectape is 744 mils, while the maximum distance from the back of the old tape guide to the front edge of its wear plate pocket is 742 mils. Under worst case tolerance, a dectape should 'overlap' the wear plate pocket by 2 mils; a tape should have to wear 2 mils narrower before it begins to fail. ECO\$\frac{700-6320-001}{1000}\$ increases the wear plate pocket depth by 4 mils, making the minimum overhang 6 mils under worst case tolerance, this will increase tape life by giving the wear plates another 4 mils of tape edge to wear down before tape failures. Consider the two implications of this "overhang" dimension:

- 1) Any small burr under a tape guide, or a locating pin that doesn't fit smoothly in its hole, can space the guide out to the point that the "overhang" doesn't exist; instant bounce: With only 2 mils to play with it is critical that the guides fit flush against the TU56 base casting.
- 2) If a dectape is used extensively on a TU56 with the deeper plate pocket and it wears to the point that the "overhang" dimensions is less than 4 mils, the tape will fail, due to bounce, it will also fail if it is put on a TU56 with shallow wear plate pockets. This difference in wear plate pocket depths can cause a storm of compatability complaints if all TU56's in a system are not updated at the same time--please educate your customers:

Title	MILE C MADE POUNCE (DATE		Tech T	
	TU56 TAPE BOUNCE/EAR	Numbe	TU56-TT-14	
All	Processor Applicability	Author Bill Connors	Rev ø	Cross Reference
Х		Approval Dick Russell Date	6/19/74	

- C) QUICK FIELD CHECKS
- 1) Scope TT output to confirm the bounce.
- 2) Check the "overhang" on a new tape and on the failing tape; minimum 2 mils for old guides, 6 mils for new use feeler guage against back plate. Reseat/Replace guides as necessary to get the proper dimension.
- 3) Insure that the wear plates are free to move and follow the tape. Clean/replace the wear plates and springs as necessary; also check the surface finish of the rear cheek plates on the TU56. Cheek plates which are rough, scratched, or worn can contribute heavily to tape wear problems. As a general rule, if a customer is having tape wear problems which are serious enough to require installation of new tape guides and coverplate, the cheek plates should be replaced at the same time.
- 4) Make sure that tape is being handled smoothly by the drive; guides straight, hubs aligned and straight.
- 5) If bounce is still particularly severe with one motor, use a lower value capacitor. Values > 100µf cause bounce; values < 80 µf don't provide enough torque.

Title	TU55/56 SPIDER HUB S	TORAGE	Tech Ti Numbe	
All .	Processor Applicability	Author Harry Drab	Rev ø	Cross Reference
х		Approval	Date 6/25/74	TU55-TT-10

The following procedure, unorthodox as it seems, has been found to be an effective fix for the problem of dectape reels and dectape hubs intermittently parting company at inopportune moments.

It has been found that replacement hubs are being shipped with an insufficient moisture content. Plastic does absorb some moisture, and this effects not only its absolute dimensions, but also its elasticity.

By keeping replacement hubs in a sealed plastic bag together with a moistened paper towel, this moisture deficiency will be corrected, resulting in a slightly larger hub which has a firmer grip on any reel which is mounted on it.

Customers who experience reel/hub fit problems due to apparently undersize hubs should have new hubs installed which have received the above moisturizing treatment.

(The Field Service stockroom has been advised to use this procedure, so the wet towelling received with your 74-07390's is intentional)!

PAGE 780
DEC 12-(74N)-1190-N374

					CPL
digitat	FIELD SE	RVICE TE	Option or Designator		
	12 Bit 🗵	16 Bit 🛛	18 Bit 🗌	36 Bit 🗌	TU60
					Fech Tip TU60

Title	Coupling, Cassette	ip TU60 r TT #1		
All	Processor Applicability	Author Ken Quinn	Rev o	Cross Reference
	11 8	Approval Chris Ball	Date 9-10-74	

The couplings that drive the tape are bonded to the shaft of the tension motor and the spindle assembly. If for any reason the coupling becomes loose the complete assembly should be replaced using the following part numbers;

Spindle Assembly: 70-09146-00 70-10277-00 Motor Assembly, Tension:

The 2nd printing of the TU60 Illustrated Parts Breakdown (DEC-TU60-IPB-2) has an incorrect part number for the Tension Motor Assembly and it should be corrected with the above part number.

Title DANGER OF BURN TO SKIN	Tech Num	TipTYPESET HARDWARE	
All Processor Applicability	Author Fred Miller	Rev ø	Cross Reference
8  11  10	Approval Fred Miller	Date 5/17/73	7 1

### DANGER OF BURN TO SKIN ON TYPESET

#### READER/PUNCH CONTROLS

A bleeder resistor was attached to the 798 power supply by an ECO many years ago. The resistor was mounted on the top of the power supply and the supply was then mounted on the back door of the cabinet that housed the respective controller. If the system has been on for awhile, and if you are working on some logic in the controller cabinet by accessing it via the back door, and the door swings shut on you the chance of a skin burn from the now "Hot" bleeder resistor exists.

If this has happened to you or you want to prevent it from possibly happening the following is a list of controllers the danger may exist on and to the right is the ECO which tells you how to prevent it by moving the resistor to a safer location inside the power supply.

Option	ECO To Use
PA 61	Ø4
PA 68A	ø6
PA 63	16
PA 68F	18
PA 611	ø6

All new systems will have the above ECOs incorporated.

# COMPANY CONFIDENTIAL

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 😿 16 Bit 💢 18 Bit 🗌 36 Bit 🗍

TYPESET SOFTWARE

Title	STARTING TYPESETTI TELETYPE			P TYPSET r SFTWRE-TT-1	
All	Processor Applicability	Author Bezeredi/Tinkham	Rev (	0	Cross Reference
8's h'	-	Approval W. Cummins Date	7-31	1-72	

The typesetting system loader requires teletype input to start any of the typesetting programs. For example, an "A" for the Auto Loader Program, etc. If for some reason, such as teletype malfunctions or computer failure, teletype input is not available, it would be impossible to start any typesetting programs.

The following instructions will give the user a method to temporarily patch the typesetting system loaders. This will enable him to bypass the teletype input routing and input the desired information through the switch register.

For non-disk Dectape only programs:

- Load and start the bootstrap loader at 7730. When the DECtape stops moving, stop the computer using the STOP key.
- 2) Load address 7054

digital

Press examine - MB lights should indicate 6031 Press examine - MB lights should indicate 5254 Press examine - MB lights should indicate 6036

This is the teletype flag loop in which the system loader waits for an input from the keyboard.

- Load address 7056 deposit 7604.
- 4) Load address 7056.
- 5) Set switch register to the ASCII octal code for the letter normally used to select the program which you want to be loaded. (See Table 1).
- 6) Press start the program will accept the code from the SR; the selected program will be loaded and started, and normal operation can resume.

For Disk Dectape Programs:

- Same as above.
- 2) Load address 6256.

Press examine - MB lights should indicate 6031.
Press examine - MB lights should indicate 5256.
Press examine - MB lights should indicate 6036.

Load address 6260 - deposit 7604.

PAGE 783 PAGE REVISION 0 PUBLICATION DATE July 1972

Disk DECtape Systems (Continued)

- 4) Load address 6260.
- 5) Same procedure as five above.
- 6) Same procedure as six above.

#### Disk Alone Systems:

- Load and start the program at 7730. The computer lights will flash and in approximately five seconds the computer can be stopped using the stop key.
- 2) Load address 7027

```
Press examine - the MB lights should indicate 6031.
Press examine - the MB lights should indicate 5227.
Press examine - the MB lights should indicate 6036.
```

- 3) Load address 7031 deposit 7604.
- Load address 7031.
- 5) Same procedure as five above.
- 6) Same procedure as six above.

### TABLE 1 - ASC11 OCTAL CODES

NOTE: Some letters i.e., programs, may not be available on all systems.

Title TYPESETTING LOADS	Tech Tip Number	TYPSET SFTWRE-TT-2			
All Processor Applicability	Author	John Gleeson	Rev	g	Cross Reference
8's //3	Approval	Bill CumminsDate	7-3	31-72	

There are eight loaders for use with typesetting programs. They are:

- Typesetting RIM Loader
- 552 Typesetting Bootstrap Loader (DECtape only)
- 552 Typesetting Bootstrap Loader (DECtape with or without Disk).
- 4) TC01 Typesetting Bootstrap Loader (DECtape only)
- 5) TC01 Typesetting Bootstrap Loader (DECtape with or without Disk).
- 6) DF32 Typesetting Bootstrap Loader (Disk only)
- 7) DF32 Typesetting Disk Refresh Program
- 8) Eight Level Typesetting RIM Loader (Teletype).

# **COMPANY CONFIDENTIAL**

## digital FIELD SE

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🔀 16 Bit 🗶 18 Bit 🗌 36 Bit

TYPESET SOFTWARE

Title	TYPESETTING LOADERS	Tech Ti Numbe	,		
All	Processor Applicability	Author J. Gleeson	Rev	0	Cross Reference
8'5	113	Approval W Cummins	Date 7-33	1-72	

In summary, the RIM loader is toggled into memory by way of the console keys or Hard Wired RIM. In a basic system, i.e., one without DECtape or Disk, the RIM loader is used directly to read in the typesetting program which is on 6 level paper tape. In an expanded system, where the program is either on DECtape or Disk, the RIM loader is used to read in a bootstrap loader (one of programs 2 through 6), which then calls down a monitor program from the tape or disk. This monitor program is then used to call down the typesetting program required. The Disk Updater (for use with a non-DECtape, disk only system) is used to load typesetting programs onto the disk during installation, after maintenance or if lost due to malfunction; the programs are then available to be called down as required.

The eight level RIM loader is used to read in any one of programs 2 thru 6, in eight level form, through the teletype; the teletype may be more convenient for use than a typesetting reader in an installation where the readers are situated on another floor, or at an inconvenient distance from the computer.

 TYPESETTING RIM LOADER - (See "Typesetting Rim and Binary Loader" Section 14, Page 13 of this manual for a detailed description). This will only read tape punched in six level RIM coding through a PR68A Typesetting Reader or PCO2 High Speed Reader. The Typesetting RIM loader is as follows:

```
*7770/
   4356
       gggg
                  7763/
                         71Ø6
7756/
                          6012
                                     7771/
   3373
7757/
                  7764/
       6014
                                     7772/
   4356
776Ø/
       6011
                  7765/
                          7420
                          5357
                                     7773/
   gggg
7761/
       5360
                  7766/
7762/
       7106
                  7767/
                          5756
                                     7774/
   0000
```

\* Starting Address

This loader, as listed, will only load through reader zero. If reader zero is inoperative, or if it is desirable to use a different reader, modify the loader as follows:

7773 - 76Ø4 OSR 7774 - 6312 RDS 7775 - 73ØØ CLA CLL 7776 - 537Ø JMP.-6

Starting Address = 7773

Load 7773; set the number of reader to be selected in the switch register (bits 8, 9, 10, 11) and press start. The use of these addresses for these instructions will not interfere in any way with

PAGE 785 PAGE REVISION 0 PUBLICATION DATE July 1972

Title	le TYPESETTING LOADERS (Continued)  Tech Tip Number  Number  TYPSET  Number			
All	Processor Applicability	Author J. Gleeson	Rev 0	Cross Reference
8'5	li's	Approval W. Cummins	Date 7-31-72	

any typesetting program which DEC supplies; depositing a similar program modification at some other location might.

The Typesetting RIM loader is used to read in the following program tapes:

A Hot Metal or Photo-Comp Six Level Program Tape

A Wire Stripping Program Tape

A TTS Punch Routine (Core Dump)

A 552 Typesetting Bootstrap Loader

A TC01 Typesetting Bootstrap Loader

A DF32 Typesetting Bootstrap Loader

DF32 Typesetting Disk Refresh Program

Typesetting Bootstrap Loaders (Programs 2-5, DECtape Systems)

These are often referred to by other names such as Unit 4 Bootstrap or Bootstrap or UNIT 4 System Loader, or Typesetting Loader; they all mean the same. Each is a program similar in nature to the DEC Library Systems Bootstrap Loader and is very similar in operation. It is stored from 7730 to 7755 in memory field  $\emptyset$ , and it is usually found in six level RIM format on six level tape although it could be on eight level tape when the system has eight level reader capability (holes 6 and 7 are not used). Its purpose is to rewind the customer's typesetting program tape on Unit 4 to end zone then turn around and read a much larger program into memory at 7400, then jump to that program, (the monitor program which prints out "SELECT PROGRAM TO BE LOADED"). This allows the user to select a particular typesetting program by the use of a "program designator". The applicable designators are documented in the system software or System User's Guide which is part of the customer's typesetting program documentation.

2. The 552 Typesetting Bootstrap Loader (DECtape only)

ige 78	6 PN	MDANY COMPANIES
44	5745	JMP I K3
4:		JMS WAIT
42		MMLF MMLM
4.		JMS WAIT
7745		MMMC MMLC (MMML)
3.		TAD K3
30		JMS WAIT
3.		MMLF MMLM
34		TAD K2
3:		JMS WAIT
3		JMS WAIT
3:		MMLS MMLF MMLM (MMMM)
*773		TAD Kl

Page

CUMPANY CONFIDENT

12 Bit X

## FIELD SERVICE TECHNICAL MANUAL

16 Bit X

Option or Designator
TYPESET SOFTWARE

18 Bit

2. The 552 Typesetting Bootstrap Loader (DECtape Only) (Continued)

7745	7400	к3,	74ØØ
46	ØØ22	K2,	øø22
47	Ø43Ø	Kl,	Ø43Ø
775Ø	gggg	WAIT,	ø
51	6761		MMSF
52	5351		JMP1
53	6772		MMCF
54	575Ø		JMP I WAIT
55	7402		HLT

This unit 4 loader was first used in February '66 and served until the addition of DF32's to the Typesetting configuration. This loader included the DF32's "Word Count" and "Current Address" locations and, since those locations would be modified by the operation of the disk, required frequent reloading. This loader may be used on a 552, disk-less system and may be replaced with the 552 Disk Typesetting Bootstrap Loader.

3. 552 TYPESETTING BOOTSTRAP LOADER (DECtape with disk, or non-disk)

## Disk-552 Loader

* 773ø	1347	TAD Kl	7743	4351		JMS WAIT
7731	6757	MMMM	7744	5745		JMP I K3
7732	4351	JMS WAIT	7745	74øø	к3,	74øø
7733	4351	JMS WAIT	7746	ØØ22	к2,	ØØ22
7734	1346	TAD K2	7747	Ø43Ø	Kl,	Ø43Ø
7735	6756	MMLF MMLM	775Ø	øøøø		
7736	4351	JMS WAIT	7751	gggg	WAIT	ø
7737	1345	TAD K3	775 2	6761		MMSF
774Ø	6766	MMML	7753	5352		JMP1
7741	4351	JMS WAIT	7754	6772		MMCF
7742	6756	MMLF MMLM	7755	5751		TMP T WATT

This loader was created when the DF32 was added to Typesetting. Customers who have a 552 control and add a DF32 to their present configuration will require this loader.

1	PAGE	789	PAGE REVISION	Ø	PUBLICATION DATE	July 1972	

Title	TYPESETTING LOADERS	(Continued)	Tech T Numbe	
Δ".	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
8.8	1/3	Approval W. Cummins	Date 7-31-72	

4. TCØ1 TYPESETTING BOOTSTRAP LOADER (DECtape only)

## /STARTING ADDRESS = 773Ø

6 <b>7</b> 71		DTSF=67	71	/SKIP ON DECTAPE FLAG
6762		DTCA=676	52	/CLEAR STATUS REGISTER "A"
6764		DTXA=6 76	54	XOR STATUS REGISTER "A"
6774		DTLB=677	74	/LOAD STATUS REGISTER "B"
7754		WC=7754		/3-CYCLE BREAK WORD COUNT \ for
7755		CA=7755		/CURRENT ADDRESS REGISTER / DECtape
773ø		*773Ø		
	6774	•	DTLB	/CLEAR "B" (EXTENDED MEM BITS)
	1347		TAD MOVREV	MOVE IN REVERSE
	4341		JMS DWAIT	
	724Ø		CLA CMA	
	1351		TAD ADDR	SET CA FOR DATA TRANSFER
	3355		DCA CA	
	135ø		TAD READF	
	4341		JMS DWAIT	START READ FORWARD
7740	5751		JMP I ADDR	
7741	øøøø	DWAIT,	ø	/WAIT FOR DECTAPE FLAG
7742	6766		DTCA DTXA	CLEAR AND LOAD STATUS "A"
7743	3354		DCA WC	/RESET WORD COUNT
7744	6771		DTSF	,
7745	5344		JMP1	
7746	5741		JMP I DWAIT	
7747	46ØØ			
	4000 4220		, 46øø	/STATUS "A" MOVE REVERSE
7751		READF,		/ READ FORWARD
1131	74WB	ADDR,	74ØØ	STARTING ADDRESS OF TRANSFER

This loader was first used in October 1967 and served until the DF32 was added to Typesetting. It also included the DF32's "Word Count" and "Current Address" locations and required frequent reloading. It is suitable only for a TCØ1, non-disk system.

			G
	FIELD SERVICE TEC	Option or Designator	
digital	12 Bit 🙀 16 Bit 🕱	18 Bit 36 Bit	TYPESET SOFTWARE

Title	TYPESETTING LOADERS	(Contin	ued	)		Fip TYPSET er SFTWRE-TT-2
All	Processor Applicability	Author	J.	Gleeson	Rev <sub>0</sub>	Cross Reference
8'8	ns	Approval	1.7	C	Date 7-31=72	

5. TCØ1 TYPESETTING BOOTSTRAP LOADER (DECtape with disk, or non-disk)

```
/STARTING ADDRESS = 7730
 6771
             DTSF=6771
                                SKIP ON DECTAPE FLAG
 6762
             DTCA=6762
                                 /CLEAR STATUS REGISTER "A"
             DTXA=6764
                                 /XOR STATUS REGISTER "A"
 6764
 6774
            DTLB=6774
                                /LOAD STATUS REGISTER "B"
 7754
            WC = 7754
                                /3-CYCLE BREAK WORD COUNT\
            CA=7755
                                 /CURRENT ADDRESS REGISTER/ DECtape
 7755
 773Ø
            *773Ø
* 773Ø 6774
                                 /CLEAR "B" (EXTENDED MEM BITS)
            START,
                     DTLB
 7731 1347
                     TAD MOVREV
                                /MOVE IN REVERSE
 7732 4341
                     JMS DWAIT
 7733 724Ø
                     CLA CMA
                                 /SET CA FOR DATA TRANSFER
 7734 1353
                     TAD ADDR
 7735 3355
                     DCA CA
 7736 1352
                     TAD READE
 7737 4341
                     JMS DWAIT
                                 /START READ FORWARD
 7740 5753
                     JMP I ADDR
 7741 ØØØØ
             DWAIT.
                                 /WAIT FOR DECTAPE FLAG
 7742 6766
                     DTCA DTXA
                                 /CLEAR AND LOAD STATUS "A"
 7743 3354
                                 /RESET WORD COUNT
                     DCA WC
 7744 6771
                     DTSF
 7745 5344
                     JMP .-1
 7746 5741
                     JMP I DWAIT
                                 /STATUS "A" MOVE REVERSE
 7747 46ØØ MOVREV, 46ØØ
                                 /WC for disk
 775Ø ØØØØ
```

Title TYPESETTING LOADERS	Tech Tip Number	TYPSET SFTWRE-TT-2	
All Processor Applicability	Author John Gleeson Rev	ø	Cross Reference
8's (15	Approval W. Cummins Date 7-31	1-72	

7751	øøøø			/CA for disk
7752	422Ø	READF	422Ø	/READ FORWARD /STARTING ADDRESS OF TRANSFER
7753	74ØØ	ADDR	74ØØ	

This loader was written for use when a disk was added to a TC#1 system. Customers who add a disk to a TC#1 system will require this loader.

6. DF32 TYPESETTING BOOTSTRAP LOADER (Disk Only)

This loader is used to call down the monitor program on a Disk-only system. The loader is:

773Ø	1347	7741/	7402
7731/	3350	7742/	6622
7732/	7240	7743/	5340
7733/	1346	7744/	6601
7734/	3351	7745/	5746
7735/	6615	7746/	7000
7736/	1352	7747/	7400
7737/	6603	7750/	0000
7740/	6621	7751/	0000
		7752/	4000

Starting Address = 7730

## 7. DF32 TYPESETTING DISK REFRESH PROGRAM

The Disk refresh program is used to load the disk with typesetting programs, e.g., Rot Metal, Disk Patcher, Dump Routine, etc. When roprams Program is in memory, programs are loaded onto the disk using a question and answer routine. This program also includes error diagnostics and messages, is on 6 level paper tape which is read in by the Typesetting RIM Loader.

#### 8. 8 LEVEL TYPESETTING RIM LOADER (Teletype)

It may be necessary for a customer to have his computer and Teletype separated from the readers by a considerable distance so that the use of reader 0 for reading in bootstrap tapes would be inconvenient. In this situation it would be more convenient to use the Teletype to read in the bootstrap loader. This can be achieved by the following methods:

> Make the following changes to the bootstrap tape (arrange so that overpunching will suffice):

## FIELD SERVICE TECHNICAL MANUAL


Option or Designator

12 Bit 🔀 16 Bit 🗓 18 Bit 🗌 36 Bit

TYPESET SOFTWARE

Title	TYPESETTING LOADERS	(Continued)	Tech Ti Numbe	. Illori
All	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
	u's	Approval	Date 7-31-72	

8. 8 LEVEL TYPESETTING RIM LOADER (Teletype) continued





 Convert the modified 6 level bootstrap (in reader b) to an 8 level (TTY) by the following program:

```
2001
        6016
                RRB. RFC
        6011
                RSF
  1/
        5201
                JMP.-1
  2/
  3/
        6046
                TLS
  4/
        6041
                TSF
  5/
        5204
                JMP.-1
  6/
        72ØØ
                CLA
        5200
                JMP, -7
```

 The typesetting rim loader can then be replaced by the following loader, to read in this 8 level bootstrap:

Title	TYPESETTING, LO	ip TYPSET-TT-2 SETWRE		
All .	Processor Applicability	Author J. Gleeson	Rev 0	Cross Reference
8's	Ś	Approval W. Cummins	Date 7-31-72	

8. 8 LEVEL TYPESETTING RIM LOADER (Teletype) continued

3.	7756/		char, Ø
	7/	6Ø31	KSF
	6ø/	5357	JMP1
	1/	71Ø6	CLL RTL
	2/	7106	CLL RTL
	3 /	6034	KRS
	4/	3377	DCA TEMP
	5/	6032	KCC
	6/	1377	TAD TEMP
	7/	7420	SNL
	70/	5357	JMP CHAR+1
	1/	5756	JMP I CHAR
	* 2/	4356	JMS CHAR /START ADDRESS
	3/	3375	DCA ASSEM
	4/	4356	JMS CHAR
	5/		ASSEM, Ø
	6/		ASSEM, Ø
	7/		ТЕМР, Ø

NOTE: In programs shipped before April 1970 (approximately) location 7773 is used as a "Reader #" store, hence the instruction 3375 gets wiped out when the program is running. To avoid redepositing this instruction every time the loader is used, programs can be patched to use location 7776 instead of 7773.

digital

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit X 18 Bit 36 Bit

Typeset Software

Title	TYPESETTING RIM AND	BINARY	LOADER			p TYPSET - SFTWRE-TT-3
All	Processor Applicability	Author	John Gleeson	Rev	0	Cross Reference
1	اادرا	Approval	W. Cummins	Date 7-3	L-72	

<u>Introduction</u> - In a basic typesetting system, i.e., one without DECtape or Disk, the typesetting program is on 6 level paper tape. Reading of the tape is begun using the Typesetting RIM Loader. The first part of the tape contains a binary loader which is read in and assembled by the RIM loader. When assembly of the binary loader is complete, control transfers from the RIM loader to the binary loader which then reads in the rest of the tape containing the typesetting program.

Tape Format - Each instruction or data word is on tape as three 4 bit characters. The first character of each also has hole Ø4 perforated which is used to set the link when a word assembly is complete. From the beginning the first characters read are:

```
26 17 14, 32 17 10, 26 10 0, 36 14 0, 26 10 01, 26 13 14, 26 10 02, 30 12 04, 26 10 03, 37 02 10, 26 10 04, 32 10 02, --
```

Three passes through the assembly routine in the RIMloader are necessary for each word. Reading of the character into the AC <u>follows</u> the CLL RTL instructions, hence for each word assembly, the first character is rotated left 8 places, the second character 4 places, and the third character zero places. Taking the characters shown above, these are assembled into the following instructions:

26	32	26	36	26	26	26	30	26	37	26	32
17	17	1ø	14	1Ø	13	1ø	12	1Ø	ø2	1ø	1ø
								ø3			
* 3374	537Ø	32ØØ	73ØØ	32Ø1	3274	32Ø2	4244	32Ø3	745Ø	32Ø4	52Ø2

\* Ø ØØØ ØØØ Ø1Ø 11Ø - 26 read in Ø ØØØ 1Ø1 1ØØ ØØØ - 26 rotated 4 places left 1 Ø11 Ø11 11Ø ØØØ - 17 read in/AC rotated 4 places left 1 Ø11 Ø11 11 10Ø - 14 read in-word assembly completed

Beginning of The end of the binary loader is: Program 32 20 26 2Ø 26 2Ø 26 2Ø 26 2ø 26 13 13 øз 13 Ø7 10 17 10 Ø Ø 13 Ø2 14 15 16 17 17 17 14 ø Ø1 ø3 3277 Ø177 33ØØ Ø2ØØ 3374

PAGE	795	PAGE REVISION	0	PUBLICATION DATE	July 1972

Title		BINARY LOADER (Continued)	Tech Tip Number TYPSET-TT-3
All ,	Processor Applicability	Author J. Gleeson Rev	0 Cross Reference
8's 1/	15	Approval W. Cummins Date 7-3	1-72

Typesetting Rim Loader

5357

5756

JMP.-7

JMP I A

7766/

7767/

7756/	øøøø	A,-	/Pointer to either DCA B or assembled DCA in 7773
7757/	6Ø14	RFC	
776ø/	6Ø11	RSF	
7761/	536Ø	JMP1	
7762/	71Ø6	CLL RTL	/First character of 3 characters block con- tains
7763/	71Ø6	CLL RTL	/bit 4; used to set link after word assembly complete
7764/	6Ø12	RRB	
7765/	742Ø	SNL	/Check for word assembly complete

/Check for word assembly complete

/Jumps to either DCA B or current assembled

DCA in 7773 7770/\* 4356 JMS 7 A /Sets up pointer, in 7756 to DCA B 7771/ 3373 DCA B /Stores current assembled DCA in 7773 7772/ 4356 JMS2A /Sets up pointer, in 7756, to current assembled DCA 7773/ øøøø

В,-/Current assembled DCA instruction 7774/ øøøø C.-/Current assembled JMP instruction

Binary Loader - (See flow chart) - The first word assembled (3374) is deposited in location 7773 by the DCA B instruction. The next word assembled (5370) is deposited in location 7774 by the DCA instruction now in 7773. The program then uses this JMP instruction to return to the start address of the RIM loader, 7770. The third word assembled (3200) is deposited in 7773 by DCA B and is used by the RIM loader to deposit the fourth word (7300) in location 7600. This is the first instruction of the binary loader. The JMP instruction in location 7774 is left untouched, therefore the program returns to the start of the RIM loader. The fifth word assembled (3201) is deposited in location 7773 by DCA B and is used to deposit the sixth word in location 7601. Thus it can be seen that sequential DCA instructions are assembled and used to deposit assembled binary loader instructions in locations 7600, et seq. This process continues until the word 0200 is deposited in location 7700 by the DCA instruction 3300. The next DCA assembled (3374) causes the JMP instruction 5200 to be deposited in location 7774. This JMP instruction is now performed which results in a jump to 7600, which is the start of the binary loader. loader now takes control and assembles the next three character block, 0001. This is the last block on tape which has bit 04 perforated, and is used by the binary loader as the first address for data storage. Data assembled after this is deposited in location 0001, et seq., the first word being 5403. The binary loader performs a sum check on the tape and if it is successful when the program has been read in, the binary loader automatically executes a JMP to the start address of the typesetting program which is 0200.

# **COMPANY CONFIDENTIAL**

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🗶 16 Bit 👿 18 Bit 🗌 36 Bit 🗍	TYPESET SOFTWARE

Title	TYPESETTING RIM AND	BINARY	LOADER (Cont	rinued) Tech	Tip TYPSET-TT-3 er SFTWRE
All	Processor Applicability	Author	J. Gleeson	Rev <sub>0</sub>	Cross Reference
8'51	ا ا ا ا ا	Approval	W. Cummins	Date 7-31-72	


## Binary Loader

## /6 CHANNEL BINARY LOADER

PAGE	797	PAGE REV	ISION 0	PUBLICATI	ON DATE	July 1972	1
				77ØØ	Ø2ØØ	R2ØØ,	ø2øø 
				7677	Ø177	K177,	Ø177
764Ø	2273		ISZ CA	7676	ØØ77	K77,	ØØ77
7637	3673	C,	DCA I CA	7675	øø4ø	K4Ø	øø4ø
7636	52Ø5		JMP A	7674	øøøø	CKSUM,	ø
7635	1272		TAD TEMPC				
7634	3274		DCA CKSUM	7673	øøøø	CA,	ø .
7633	1274		TAD CKSUM	7672	øøøø	TEMPC,	ø
7632	1271		TAD TEMPS	1			
7631	Ø277		AND K177	7671	øøøø	TEMPB,	ø
763Ø	7Ø12		RTR	767ø	øøøø	TEMPA,	ø
7627	7Ø12		RTR	7667	57ØØ		JMP I R2
7626	7Ø12		RTR				
7625	127Ø		TAD TEMPA	7666	73ØØ		CLA CLL
7624	3271		DCA TEMPB	7665	74Ø2		HLT
7623	Ø276	- •	AND K77	7664	744Ø		SZA
7622	127Ø	В,	TAD TEMPA	7663	127Ø		TAD TEMP
7621	3273		DCA CA	7662	7Ø41		CIA
762Ø	5237		JMP C	7661	1274	EXIT	TAD CKSU
7617	742Ø		SNL	766ø	5644		JMP I RE
7616	127Ø		TAD TEMPA	7657	1271		TAD TEMP
7615	3272		DCA TEMPC	7656	Ø276		AND K77
7614	4244		JMS READ	7655	6Ø12		RRB
7613	327Ø		DCA TEMPA	7654	5261		JMP EXIT
7612	4244		JMS READ	7653	764Ø		SZA CLA
7611	71Ø6		CLL RTL	7652	0275		AND K4Ø
761Ø	71Ø6		CLL RTL	7651	6Ø12		RRB
76ø7	4244		JMS READ	765Ø	5247		JMP1
76Ø5 76Ø6	7106	Α,	CLL RTL	7647	6Ø11		RSF
76Ø4 76Ø5	52Ø2 71Ø6	_	JMP2	7645 7646	3271 6Ø14		DCA TEMP RFC
76Ø3	745Ø		SNA	7644	øøøø	READ,	OPEN
76Ø2	4244		JMS READ	7643	52ØØ		JMP BEGI
76Ø1	3274		DCA CKSUM	7642	74Ø2		HLT
76øø	73ØØ	BEGIN,	CLA CLL	7641	5222		JMP B
	76ØØ		*76ØØ				
	øøøø		OPEN=ØØØØ				

Title	TYPESETTING RIM AND I	BINARY	LOA	DER (Contir	nued)	Tech T Numbe	
All .	Processor Applicability	Author	J.	Gleeson	Rev	0	Cross Reference
8.4	ns l	Approva	ıl W.	Cummins	Date 7-	31-72	

## SIMPLIFIED FLOW CHART



Page 798

					_	_
	R	_	A	ī	_	П
Id	u	g	Ш	Ŀ	a	Ш

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator
TYPESET SOFTWARE

12 Bit 🔀 16 Bit 🗶 18 Bit 🗌 36 Bit 🗌

Title BOOTSTRAP LOADER - TC01/Disk or Non-Disk Tech Tip TYPSET Number SPTWRE-TT-4

All Processor Applicability Author P. Hart Rev 0

S's | 1/4 | Approval W. Cummins Date 7-31-72

It may be either desirable or necessary to get the typesetting program started without the use of a bootstrap tape. The TCO1 Disk or Non-Disk loader can be toggled in as follows:

Address	Contents	Address	Contents
7730	6774	7742	6766
7731	1347	7743	3354
7732	4341	7744	6771
7733	7240	7745	5344
7734	1353	7746	5741
7735	3355	7747	4600
7736	1352	<b>77</b> 50	0000
7737	4341	7751	0000
7740	5753	7752	4220
7741	0000	7753	7400

When these instructions have been correctly deposited, load address 7730 and press START; the Teletype will print out "Select Program to be loaded".

Title	BOOTSTRAP LOADER -	Tech Tip Number		
All	Processor Applicability	Author P. Hart Rev	0	Cross Reference
8's //.	s       s	Approval W. Cummins Date		

The 552/Disk or Non-Disk loader can be toggled in as follows:

Address	Contents	Address	Contents
7730	1347	7743	4351
7731	6757	7744	5745
7732	4351	7745	7400
7733	4351	7746	0022
7734	1346	7747	0430
7735	6756	7750	0000
7736	4351	7751	0000
77 37	1345	7752	6761
7740	6766	7753	5352
7741	4351	7754	6772
7742	6756	7755	5751

When these instructions have been correctly deposited, load address 7730 and press START; the Teletype will print out "Select Program to be loaded".

PAGE	<b>7</b> 99	PAGE REVISION	0	PUBLICATION DATE	July 1972

Title	PA63/PA68F Ty	pesetting	Configuration	Tests	Tech Tip Number	DETRIKE-11-0
All	Processor Applicability	Author P	. Bezeredi	Rev	0	Cross Reference
8's 1/2		Approval W	. Cummins Da	ate 7-3]	L-72	

An apparent problem has occurred when running program \$1 of the family of 8 Typesetting Configuration Tests (Maindec-08-D2HC) on the PA63/PA68F controller. The problem occurs when a PCF (6022) is issued after a PLS (6026) causing the punch to hand up on a PSF (6021). This is due to the fact that the PLS sets the punch flag, the punch active F/F, and loads the buffer and punches, and the PCF clears the punch flag, the punch active F/F, and clears the punch buffer causing the PSF not to skip. This pseudo problem is caused by the M710 punch control module clearing out the punch active flip-flop when a PCF is issued. THIS IS NOTA HARDWARE PROBLEM!

#### Program example:

/-to AC
/set and punch
/clear out flag and active F/H
/skip if flag set
/no flag-pucnch will hang here
/we will never get here

Title	SYSTEM EXERCISER (Old	Version	- Maindec-	08-D7AØ)	Tech Tip Number	TYPSET SFTWRE-TT-7
All .	Processor Applicability	Author <sub>J</sub>	. Gleeson	Rev	0	Cross Reference
8's	113	Approval W	. Cummins	Date		

Patch for 50 Cycle and PA68F, PA63 Controls

It has been found that the 1 second delay time-out in the System Exerciser is too short for 50 cycle punches and also all punches used with the PA68F and PA63 controls. This condition can be present when the Exerciser prints the message EOV\_XS1 PUNCH  $\mathfrak{gggg}$  NO RESPONSE. In order to make the time-out delay compatable with all systems, the delay has to be changed to 3 seconds.

- To make the patch, first load the overlay that is to be used.
- 2) Stop the computer and made the following patch:

```
If OV#S1 is used change location 2456 from 5664 to 2110 If OV1S1 is used change location 2661 from 5664 to 2110 If OV3S1 is used change location 2661 from 5664 to 2110
```

- 3) Load Address 200 and Start, then type CTRL/C.
- The Exerciser is now ready for commands.

digital


FIELD SERVICE TECHNICAL MANUAL
Option or Designator
TYPESET SOFTWARE

Title	RESTORING TYPESET LO	DADERS	FROM	LIBRARY	SYSTEM	Tech Tip Number	TYPSET SFTWRE-TT-8
All	Processor Applicability	Author	J.	Gleeson	Rev	0	Cross Reference
8'8	11131	Approv	al W.	Cummins	Date 7-3]	L-72	

A situation may arise on installation of a typesetting system where a copy of the "Loader" program may not be available to copy onto the customers LIBRARY SYSTEM tape.

A "Loader" program can be put on the customers tape by toggling in the following program, then using "UPDATE" to load it on the customers tape. The START ADDRESS should be specified as \$28\text{0.5}\$

> 0200/ 7200 1/ 1215 2/ 3010 3/ 1216



	_
-	
_	į
1	*
-	
	-
c	3
L	
c	
2	玉
-	-
_	
-	
_	_
	6
=	
-	
	<b>.</b>
	_
	-
-	-
ے	_

Title	TYPESETTING BOOTSTRAI	LOADERS	Tech Tij Number	TYPSET SFTWRE-TT-9
All	Processor Applicability	Author	Rev O	Cross Reference
8'3	11/5	Approval W. Cummins	Date 7-31-72	

The bootstrap loaders for both 552 and TCO1 have been translated so that bootstrap tapes can be prepared easily on site with any TTS perforator. A sequential typing of the following characters will punch a tape with the indicated octal codes and the result will be a bootstrap loader tape.

552 Bootstrap Loader (Disk and Non-Disk Systems)

oc	TAL						
J	26	J	26	J	26	J	26
7	17	8	15	U	16	U	16
I	14	8	15	3	øз	ADD THIN	11
F	32	EN SPACE	35	N	30	RETURN	20
7	17	U	16	υ	16	TAPE FEED	øø
SPACE BAND	1ø	Ū	16	ADD THIN	11	TAPE FEED	øø
J	26	J	26	J	26	J	26
8	15	8	15	ΰ	16	Ū	16
SPACE BAND	1ø	U	16	ELEVATE	ø4	S	12
D	22	N	3Ø	QUAD LEFT	33	EN SPACE	35
ט	16	ľυ	16	Ū	16	7	17
\$	ø7	ADD THIN	11	PF-LM	ø5	THIN	Ø1
Ĵ	26	J	26	J	26	J	26
8	15	8	15	U	16	U	16
ADD THIN	11	7	17	PF-LM	ø5	EM SPACE	13
EN SPACE	35	D	22	QUAD RIGHT	37	F	32
υ	16	U	16	TAPE FEED	øø	U	16
7	17	PF-LM	ø5	TAPE FEED	øø	s	12
J	26	J	26	J	26	J	26
8	15	υ	16	U	16	U	16
s	12	TAPE FEED	øø	A	ø6	I	14
N	3Ø	EN SPACE	35	RETURN	20	EN SPACE	35
υ	16	7	17	THIN	Ø1	7	17
ADD THIN	11	A	ø6	E	Ø2	S	12
J	26	J	26	J	26	J	26
8	15	U	16	U	16	U	16
EM SPACE	13	THIN	Ø1	\$	Ø7	8	15
N	зø	N	3ø		21	QUAD LEFT	33
U	16	υ	16	THIN	øı	Ū	16
ADD THIN	11	ADD THIN	11	SP BAND	10	ADD THIN	11
J	26	J	26	J	26	J	26
8	15	U	16	U	16	7	17
I	14	E	ø2	SP BAND	1ø	I	14
D	22	EN SPACE	35	RETURN	20	F	32
ט	16	U	16	TAPE FEED	øø	8	15
A	ø6	U	16	TAPE FEED	øø	SPACE BAND	1ø

·F					R .	
- 1	PAGE	802	PAGE REVISION	Λ	PUBLICATION DATE	July 1972
L				•	. ODEIGATION DATE	Dury 1972



## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

TYPESET

12 Bit X 16 Bit 😿 18 Bit 36 Bit

SOFTWARE

Title					LOADER	S (Continue	eđ)	Tech T Numbe	TYPE	SET WRE-T	T-9
All	Processor	Applic	ability	Au	thor		Rev	Α	Cros	s Refere	ence
8/5 11/5				Ар	proval W.	Cummins	Date 7-	31-72			
OCTAL TCØ1 Bootstrap Loader											
l J		26 Î	U	•	16	Ϊ́E	ø2	TAPE	FEED	øø	1
1 7		17	EM	SPACE	13	EN SPACE	35	J		26	l
1		14	J		26	7	17	Ū		16	1
F		32	8		15	A	ø6	SPACE	BAND	1ø	1
7		17	8		15	J	26	RETUR	N	20	ł
SPAC	E BAND	1ø	J		26	U	16	TAPE I	FEED	øø	1
J		26	U		16	3	øз	TAPE	FEED	ØØ	
8		15	8		15	J	26	J		26	1
	E BAND	1ø	J		26	U	16	U		16	1
	PACE	35	8		15	I	14	ADD T		11	Į.
7		17	υ		16	J	26	RETUR		2ø	l
I		14	D		22	U	16	TAPE 1		øø	ł l
J		26	U		16	ELEVATE	ø4	TAPE 1	FEED	øø	l
8		15	s		12	EN SPACE	35	J		26	ł
	THIN	11	J		26	7	17	U		16	ł
D		22	8		15	ADD THIN	11	s		12	l
U		16	7		17	J	26	N		зø	i
\$		Ø7	N		зø	U	16	ADD TI		11	ļ
J   8		26	U		16	PF-LM	Ø5	TAPE I	FEED	øø	
s		15 12	THI	LN	Ø1	F	32	J		26	l
N		3Ø	J		26 16	U	16	U		16	j
U		16		E FEE		ELEVATE J	Ø4 26	EM SP		13 37	]
THIN		Ø1		D LEF		n n	16	QUAD I			1
J	•	26	U	TEL.	r 33	A	Ø6	TAPE I		ØØ	1
š		15		SPACE	13	QUAD LEFT		TAPE I	ELLD	øø	l
	PACE	13	J	SPACE	26	U U	16	7		26 17	1
K	LACE	36	U		16	THIN	Ø1	ī		14	1
s		12	THI	NI.	ø1	J	26	F		32	
	FEED	øø		URN	20	U	16	8		15	
J	LLED	26		E FEE		\$	Ø7	SPACE	DANTO	1ø	
8		15		E FEE		I *	31	S. ACE	DAMD	150	1
ī		14	J		26	SPACE BAN					
D		22	บ		16	January Dan	- 10				

Title	FOTOTRONIC PUNCH AL	LOTTING			Tech Ti Numbe	
All	Processor Applicability	Author	Doug DeBarge	Rev	ø	Cross Reference
8's//	) 's	Approval	W. Cummins Date	7-3	1-72	

A standard allotting scheme has been instituted for systems which include 8 level punches for Fototronic program output.

Configuration	Punch Ø	Punch 1	Punch 2	Punch 3	Punch 4-17
only two punches on system		8 level	N/A	n/a	n/A
one punch output for Fototronic		8 level	6 level	6 level	6 level
two punch out- puts for Foto- tronic	6 level	8 level	6 level	8 level	6 level

PAGE 804	PAGE REVISION	0	PUBLICATION DATE	July 1972

	<del></del>					
dia	ital	FIELD SERV	ICE TEC	HNICAL N	MANUAL	Option or Designator
		12 Bit 🕱 1	6 Bit X	18 Bit 🔲	36 Bit 🗌	TYPESET SOFTWARE
itle REA	DING FOTO	TRONIC 1200	TAPES		Tech T	
P	rocessor Appli	cability Aut	10r 7-1	G1	Pau	Cross Reference
's //'s		—	roval W. Cu	Gleeson mmins Da	<del>y</del>	
1.	INTRODUC	TION				
	computer	ose of this output tape ion machine.	Tech Tip s accepte	is to enab d by the F	le the user ototronic l	to read 200 photo-
2.	TAPE FOR	TAM				
	When refe	erencing oct	al values n:	, binary w	alues and b	its, the
		0 0 0	0 0 о	0 0 0		
			o			
		1 2 3	4 5 o	6 7 8	Fototroni	c Bit #
			0			
		MSD	0	LSD	DEC Octal	Values
		0	0 0 0	0 0	Example:	233
3.	DISK/RING	SELECTION				
	Octal cod	les for disk,	ring sele	ection are	:	
	Disk	1	2	3	4	5
	Code	Ø61	Ø51	Ø45	Ø43 Ø5	55
	Inner Ri	.ng = 2Ø5; (	Outer Ring	g = 2Ø3		
4.	POINT SIZ	E SELECTION				
	is the Au	e selection to Point Siz the point si	e Code (A	1.P.S.C.) :	= 31. The s	e first frame second frame
	Fototroni Point Siz	c Bit # 1 e Value 1/2	2 3 4 1 2 4	5 o 6 8 o 16	7 8 32 64	
	Examples:	<u>lst</u>	2nd	Po	oint Size	
		31	36 <b>ø</b>	= 1	7 1/2	
		31	<b>Ø</b> 22	= 36	5	
. PA	GE 805	PAGE REVISIO	N	PUBLICATIO	N DATE	

Title	READING FOTOTRONIC 12	00 TAPES	(Continued)		Tech Tip Number	TYPSET SFTWRE-TT-11
All	Processor Applicability	Author	Gleeson/Walker	Rev	0	Cross Reference
8's	nš	Approval	W. Cummins Date	7-3	1-72	

## 5. END OF LINE

Each line ends with an EOL group containing six (6) codes. The first code is the EOL Type and has the following significance:

Code	Type	Function
121	Accept	Causes the Fototronic to justify the line.
123	Accept	As code 121 but Fototronic will lead the specified amount in "reverse".
111	Reject	Causes the Fototronic to ignore the line.
141	Multi-Just	Causes the Fototronic to ignore leading and carriage return, so that the next line begins immediately after the line just finished.
1Ø5	Non-Justify	Causes the Fototronic to flush left the line. Replaces JWS codes with a fixed space (12 units).
1Ø7	Non-Justify	As code 105, but Fototronic will lead the specified amount in "reverse".

The remaining five (5) frames contain information for the Fototronic to "LEAD" and justify the line.

## 6. LEADING

Leading information is contained in the two (2) frames immediately following the EOL code. The first frame contains the number of 1/4 pts as follows:

Fototronic Bit # 5 6
Points 1/4 1/2

Examples:  $\emptyset \emptyset \emptyset = \text{No } 1/4 \text{ points}$   $\emptyset 1 \emptyset = 1/4 \text{ points}$   $\emptyset \emptyset 4 = 1/2 \text{ points}$  $\emptyset 1 4 = 3/4 \text{ points}$ 

PAGE 806 PAGE REVISION 0	PUBLICATION DATE July 1972
--------------------------	----------------------------

d	A	g	Ħ	t	а	
	Ц	Ľ	и	•	4	ш

## FIFLD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit 🕅 16 Bit 🕅 18 Bit 🗍 36 Bit 🦳

TYPESET SOFTWARE

Title	READING FOTOTRONIC	200 TAPES (Continued)	Tech Ti Number	TIPOLI
All	Processor Applicability	Author Gleeson/Walker Rev	0	Cross Reference
8's	11's	Approval W. Cummins Date 7-3	1-72	

## LEADING (Continued)

The second frame contains the number of full points as follows (bits 7 and 8 are not used):

1 2 Fototronic Bit # Points 2 4 8 16 0 32

Examples: 35 points = 30424 points = Ø3Ø 11 points = 320

#### 7. JUSTIFICATION

The remaining three (3) frames in the EOL group contain the necessary information for the Fototronic to justify the line.

Each interword space in the line contains a JWS code (241). The first of these three (3) frames contains a 6 bit count of the number of JWS's used in the line, as follows (the count is the # of JWS's-1):

> 377 = Ø JWS's 100 = 3 JWS'sØØØ = 1 JWS 200 = 2 JWS's 374 = 64 JWS's

The 1200 program calculates the total amount of space used up by characters and fixed spacing on the line, and then substracts it from the overall column measure. This remainder is then output to the Fototronic in the last two (2) frames of the EOL group.

The first frame is a 6 bit count of the number of piclets (see column measure) remaining. The code output is the number of piclets minus 1.

Examples:  $\emptyset \emptyset \emptyset = 1$  piclet 200 = 2 piclets 374 = 64 piclets

The second frame is a true 6 bit count of the number of picas remaining.

> ØØØ = no picas 200 = 1 pica 374 = 63 picas

PAGE 807 PAGE REVISION **PUBLICATION DATE** 

Title	READING FOTOTRONIC	L200 TAP	ES (Continued)			ip TYPSET r SFTWRE-TT-11
All	Processor Applicability	Author	John Gleeson	Rev	0	Cross Reference
8's	i's	Approval	W. Cummins Date	7-3	1-72	

#### 7. JUSTIFICATION (Continued)

The Fototronic uses these last three (3) frames of information to calculate the amount of interword spacing required for the line; unlike other photo-comp., machines which require the program to output the exact amount of spacing desired.

## 8. COLUMN MEASURE

As stated above, the Fototronic requires the remainder of the measure to be output in piclets and picas, where a piclet is 1/64 of a pica.

This remainder can be calculated as follows (assume one point size used for the line):

- a. Calculate the total amount of relative units used for all of the characters and fixed spacing on the line.
- b. Apply the formula:-

c. Divide by 64 to find picas and piclets and substract from the overall column measure.

Note that two (2) picas remainder would be output as 64 piclets and 1 pica.

Also note that where point sizes are mixed within a line, the calculation has to be performed for individual characters.

## 9. SKIPTAPE CODE

The SKIPTAPE cost  $\emptyset \emptyset 7$  acts like a rub-out and causes no action in the Fototronic. It has the following functions:

- a. The minimum length of coded information between EOL sequences must be nineteen (19) codes. At the beginning of the tape this is achieved by using SKIPTAPE codes.
- b. Successive lines are brought up to the nineteen (19) minimum by using combinations of  $\emptyset \emptyset 7$  and 377 (rub-out).

IDAGE	000	PAGE REVISION	•		
I , AGE	000	ILLUGE VEATOR	U	PUBLICATION DATE	July 1972

digital
---------

## FIELD SERVICE TECHNICAL MANUAL

12 Bit X 16 Bit X 18 Bit 36 Bit

Option or Designator
TYPESET

SOFTWARE

Title	READING FOTOTRONIC 1	Tech Ti Numbe		
All	Processor Applicability	Author Walker/Gleeson Rev	ø	Cross Reference
8's	ا ا ا	Approval W. Cummins Date 7-3	31-72	

Ouadded lines are achieved as follows:

- a. <u>Quad Left</u> Line is output with a NON-JUST EOL group. Fixed spaces are output for interword spacing. The NON-JUST EOL causes the Fototronic to ignore justification information.
- b. Quad Right Line is output with one JWS before the text. Fototronic will then replace this space with the full amount of space remaining.
- c. Quad Centre Similar to Quad Right except the space remaining, output in the EOL group, is 1/2 the true amount.

## 11. OTHER FUNCTIONS

PAGE

809

PAGE REVISION

٠.	OTHER FUNCT.	10/13
	Code	Function
	Ø25	Cut Film - used to cut the film at any desired point, but must not appear in the middle of a line.
	Ø13	Kern - used to reduce the escapement of a character. Following the character to be kerned (which always escapes its full amount), the kern code is placed in the tape. This causes the carriage to reverse direction. The kern code is followed by a code containing a true count of the number of 1/32 EM spaces to Kern (example 388 - 3/32 EM). This code is then followed by the kern code again, which switches the carriage to the forward direction.
	<b>Ø</b> 15	Monitor Stop - causes the Fototronic to stop reading tape.
	Ø23	Leader Insert - causes the Fototronic to switch to the leader window. Monitor action is required to restart and flash the character; if stop code is output.
	211	Non-Space - this causes the following character to be flashed but not escaped (used for accents, etc.)
	221	Tab - this causes the carriage to advance to the next 1/2 pica position. Used for spacing out in Tabular setting without flashing fixed spaces.

**PUBLICATION DATE** 

PAGE 810

PAGE REVISION

Title					PES (Continued)		Tech Tip Number	TYPESET SFTWRE-TT-1
All	Pr	ocessor Ap	oplicability	Author	Gleeson/Walke	r Rev	0	Cross Reference
8's	11'5	$\perp \perp$		Approva	W. Cummins	Date 7-31.	-72	
1:	2. <u>FO</u>	TOTRONI	C CODES	(Groupe				
	a.	200	ø	ø56	JWS	241		
	b.	100	1	1ø6	EM	376		
	c.	3ØØ	2	Ø46	EN	176		
	đ.	Ø4Ø	3	146	FIGURE	276		
	e.	24ø	4	Ø26	FIXED	ø76		
	f.	14ø	5	126	THIN	336		
	g.	34ø	6	Ø66	1/32 EM	136		
	h.	Ø2Ø	.7	166				
	i.	22Ø	8	Ø16	Disk l	61		
	j.	12Ø	9	116	Disk 2	51		
	k.	2 <b>2</b> Ø			Disk 3	45		
	1.	Ø6Ø	•	33Ø	Disk 4	43		
	m.	2 <b>6ø</b>		ø7ø	Disk 5	55		
	n.	16 <b>ø</b>	-	17ø	Outer Ring	2 <b>ø</b> 3		
	٥.	36Ø	;	3 <b>7ø</b>	Inner Ring	2 <b>ø</b> 5		
	p.	Ø1Ø	:	374				
}	q.	2 <b>1ø</b>	:	174	EOL ACCEPT	121		
,	r.	11ø	c	ØØ4	EOL REJECT	111		
1	s.	31Ø	,	2ø6	EOL MULTI-JUST	141		
	t.	Ø5Ø	(	156	EOL NON-JUST	1Ø5		
	u.	25Ø	)	356		•		
	v.	15Ø	?	27ø	A.P.S.C.	Ø31		
	w.	3 <b>5ø</b>	· `\$	Ø36	MONITOR	Ø15		
	x.	ø3ø	•		SKIPTAPE	•		
	у.	23Ø			KERN	ØØ7 Ø13		
	z.	13ø			CUT FILM	Ø25		

PUBLICATION DATE

July 1972

digital
---------

## FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X

16 Bit X

18 Bit 36 Bit

TYPESET SOFTWARE

Title	READING FOTOTRONIC	1200 TA	PES (Continued)		Tech Tip Number	TYPSET SFTWRE-TT-11
All	Processor Applicability	Author	Gleeson/Walker	Rev	Ø	Cross Reference
8's ]]	<u>'</u>	Approval	W. Cummins Date	7-3	1-72	

## 12. FOTOTRONIC CODES (Continued)

NON-SPACE

211

TAB

221

Upper case codes are lower case plus \$\$4 (bit 6)

Small cap codes are lower case plus ØØ2 (bit 7)

Bits 6 and 7 added to lower case code indicates figure, WD space or ligature.

Title	READING FOTOTRONIC 12	00 TAPES (Continued)	Tech Ti Number	
All .	Processor Applicability	Author Gleeson/Walker	Rev g	Cross Reference
8's	ıı's l	Approval W. Cummins Date	7-31-72	

13. FOTOTRONIC CODES (Numberical Order)

```
004
                     112 R*
   232 Y*
ØØ7 SKIPTAPE
                     114 R
   234 Y
Ø1Ø p
                     116 9
   24Ø e
Ø12 P*
                     12Ø j
   241 JWS
Ø13 KERN
                     121 EOL ACCEPT
   242 E*
Ø14 P
                     122 J*
   244
Ø15 MONITOR
                     123 EOL ACCEPT.
  25Ø u
Ø16 8
                         with reverse
  252 U*
Ø2Ø h
                         lead
  254 U
Ø22 H*
                     124 J
  26Ø m
Ø24 H
                     126
                         5
  262 M*
Ø25 CUT FILM
                     13Ø z
  264 M
Ø26 4
                     132 Z
  270 ?
Ø3Ø x
                     134 Z
  276 FIGURE SPACE
Ø31 A.P.S.C.
                     136 1/32 EM
  300 c
Ø32 X*
                     140 f
  3Ø2 C*
Ø34 X
                     141 EOL Multi-
  3Ø4 C
Ø36
    $
                         JUST
  310 s
Ø4Ø d
                     142 F*
  312 S*
Ø42 D*
                     144 F
  314 S
Ø43 Disk 4
                     146 3
  320 k
Ø44 D
                     15Ø v
  322 K*
Ø45 Disk 3
                     152 V*
  324 K
Ø46 2
                     154 V
  33Ø
Ø5Ø t
                     156 (
  336 THIN
Ø51 Disk 2
                     160 n
  34Ø q
Ø52 T*
                     162 N*
  342 G*
Ø54 T
                     164 N
  344 G
Ø55 Disk 5
                     166 7
  35Ø w
Ø56 Ø
                     17Ø -
  352 W*
868 1 (lower case L)
                     174 :
  354
Ø61 Disk 1
                     176 EN
  356
  )
Ø62 L*
                     200 a
  36Ø o
Ø64 L
                     2Ø2 A*
  362 O*
Ø66 6
                     2Ø3 OUTER RING
  364 O
Ø7Ø
                     2Ø4 A
  37Ø ;
Ø76 FIXED SPACE
                        INNER RING
                     2Ø5
  374 :
løø b
                     2Ø6
  376 EM
1Ø2 B*
                     21ø q
1Ø4 B
                     211 NON-SPACE
1Ø5 EOL NON-JUST
                     212 Q*
106 1
                     214 Q
107 EOL NON-JUST,
                     220 i
    with reverse
                     221 TAB
    lead
                     222 I*
110 r
                     224 I
111 EOL REJECT
                     23Ø y
```

PAGE 812 PAGE REVISION 0 PUBLICATION DATE July 1972



## FIFI D SERVICE TECHNICAL MANUAL

Option or Designator TYPESET

SOFTWARE


16 Bit X 18 Bit ( 36 Bit 1 12 Bit X

Title	READING FOTOTRONIC	1200 TAP	ES (Continued)	Tech Ti Number	
All	Processor Applicability	Author	Gleeson/Walker R	ev o	Cross Reference
8's 1	되	Approval	W. Cummins Date	7-31-72	

## 13. FOTOTRONIC CODES (Continued)

\* Indicates small caps; if available on Disk. If not, code will pull a PI character.

#### EOL GROUP EXAMPLES 14.




- Part of preceeding text = JWS T o
- CODE 121 = EOL ACCEPT Group
- # of 1/4 points of lead = 2 1/4 points
- 4. # of full points of lead = 12 points
  5. # of JWS used in line = 7 (i.e. value +1)
- 6. # of piclets remaining = 26 (i.e. value +1)
- 7. # of picas remaining = 2
- SKIPTAPE Codes (could be rub-outs here)

Titl	e READING FOTOTRONIC	1200 TZ	APES (Continued)	Tech Tip Number	TYPSET SFTWRE-TT-11
All	Processor Applicability	Author	Gleeson/Walker Rev	0	Cross Reference
8's	וו's	Approval	W. Cummins Date 7-3	1-72	

## 14. EOL GROUP EXAMPLES (continued)

b.



- Part of preceeding text = E n d.
- Code 107 = EOL NON-JUST Group with reverse lead
- # of 1/4 points to reverse lead = Ø
- of full points to reverse lead = 36 # of JWS's used in line = 4. Since this is a NON-JUST line, these will be replaced with fixed spaces (12 units)
- # of piclets remaining in line = 8
  # of picas remaining in line = 7
- 7.
- Rub-out codes.

ı	PAGE	814	PAGE REVISION 0	PUBLICATION DATE	July	1972
٠				I ODEIGATION DATE	· ·	

digital	FIELD SE	RVICE TE	Option or Designator		
q i g i i a i	12 Bit 🕝	16 Bit 🗓	18 Bit 🔲	36 Bit 🗌	SOFTWARE
			,		

Title							Tech Ti Number	P TYPSET SFTWRE-TT-12
All	Processor Applicability	Author	J.	CLEESON		Rev	0	Cross Reference
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	10,1,1	Approval	G.	CHAISSON	Date	02/	02/73	

#### INTRODUCTION

The purpose of this tech tip is to enable the user to read computer output tapes accepted by the Photon 560 photocomposition machine. An understanding of the Photon code structure is helpful when trying to determine if a bad output from the 560 is due to Photon malfunction or Typeset-8 malfunction.

## 2. TAPE FORMAT

The Photon 560 utilizes a 16 bit code structure but is able to accept "multi-frame" 6 or 8 level paper tape input. The frames are broken down into "First Frame codes" and "Second Frame Codes".

"First Frame Codes" are given letter assignments for each hole and are used for machine set-up, selection of disk characters, etc. "Second Frame Codes" are given binary assignment for each hole and are used for Leading, Escapement and Point Size values and Type Face Selection.

Eight level input requires two frames of information and 6 level requires three (see Figures 1 and 2). Because of the overlap of "First Frame Codes" and "Second Frame Codes" in the middle frame of 6 level input it is difficult to represent machine functions in octal, hence letter and binary assignments are used in the tables.

#### 3. SYNCHRONIZING CODE HOLE

A synchronizing code hole (Z) always appears in the low order bit of the second frame. A block of Text following a tape feed must always be preceded by either a minimum of one Z (8 level) or by 2 Z codes (6 level).

Title	PHOTON 560 INPUT TAP	PES (Continued)	Tech Ti Numbe	P TYPESET SFTWRE-TT-12
All	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
8's	11	Approval G. Chaisson	Date 02/02/73	




FIGURE 1 TWO FRAME - 8 LEVEL TAPE FORMAT

O G O F O E	O Z O 8 O 4	O Not Used O Not Used O 128	0 1 2
Ор	O 2	O 64	3 )
Ов	O A O s	O 32 O 16	4 5

"First Frame "First/Second 'Second Frame Assignment" Assignments Assignments Assignments

FIGURE 2 THREE FRAME - 6 LEVEL TAPE FORMAT

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🗓 16 Bit 🗓 18 Bit 🗍 36 Bit 🗍	TYPESET SOFTWARE

Title	PHOTON 560 INPUT TAPE	P TYPSET F SFTWRE- TT-12		
All	Processor Applicability	Author J. Gleeson	Rev 0	Cross Reference
0,0	111	Approval G. Chaisson	Date 02/02/73	

## 4. LARGER POINT SIZES

#### 4.1 8 Level Input

Text of 18 and 24 point size must be preceded by the "Width Doubling Code" (S,E,F). The "Normalize" code (S,E) is used when returning to small point sizes.

Sizes of 30 to 42 utilize a total of six frames for each character to be flashed. The first group contains an identity code and one third of the width. The second and third group each contain one third of the width.

Text of 48 - 72 points must be preceded by the "Width Doubling Code". Eight frames are used for each character. The first group contains an identity code, and one third of the width. The third and fourth groups each contain one third of the width.

#### 4.2 6 Level Input

As for the 8 level input except that since a "group" is three frames instead of two, point sizes 30-42 require nine frames per character and sizes 48-72 require twelve frames.

## STORED LEADING

Binary assignment values have the following significance.

Binary Assignment 2 4 8 16 32 64 128 Leading (Points) 1 2 4 8 16 32 None

Note that the doubling circuit must be in NORMALIZED condition when reading stored lead information.

## . MACHINE FUNCTION CODES

## 6.1 Disk Level (Typeface)

1	S,C,F,G	9	S,C,D,F,G
2	S,C,E,G	10	S,C,D,E,G
3	S.C.G	11	S,C,D,G
4	S,C,E,F	12	S,C,D,E,F
5	S,C,F	13	S,C,D,F
6	S,C,E	14	S,C,D,E
7	s.c	15	S,C,D
8	S,C,E,F,G	16	S,C,D,E,F,G

PAGE	817	PAGE REVISION	0	PUBLICATION DATE	February 1973

Title	PHOTON 560 INPUT TAI	Tech Tip TYPSET Number SFTWRE-TT-12	
All .	Processor Applicability	Author J. Gleeson	Rev 0 Cross Reference
8's	11	Approval G. Chaisson Date	02/02/73

#### 6. MACHINE FUNCTION CODES (Continued)

## 6.2 Lens Shift (Point Size)

```
Location 1 S,B,E 7 S,B,D,F
2 S,B,F 8 S,B,C,E,F
3 S,B,E,F 9 S,B,D,E,G
4 S,B,G 10 S,B,C
5 S,B,E,G 11 S,B,C,D
6 S,B,D,E 12 S,B,C,D,G
```

## 6.3 Leading

```
Stored Lead - S,A plus value of Leading (See 5)
Add Lead S,A,D,E = 1 points
S,A,D,E,F = 2 points
S,A,D,E,F = 4 points
S,A,D,E,F = 8 points
Reverse Lead S,D,F
Zero Lead S,A,F
```

#### 6.4 PI MAT

Position	1	S,A,G	5	S.A.D.G
	2	S,A,B,G	6	S,A,B,D,G
	3	S,A,C,G	7	S,A,C,D,G
	4	S.A.B.C.G	8	S.A.B.C.D.G

## 6.5 Fixed Spaces

Inches	Bin. Assignmen
0.1	128
0.05	64
0.025	32
0.0125	16
0.00625	8
0.00312	4
0.00156	2
	_

# 6.6 <u>Miscellaneous</u> Stop Code

End Of Line	S,A,C
Zero Set Character	Identity Code Only
Non-Photo "	Width Code Only
Double Set	S,E,F (See 4)
Single Set	S,E
Multi-Just	S,A,B,C
Film Punch	S,D

S.A

# digital

## FIELD SERVICE TECHNICAL MANUAL

36 Bit 12 Bit X 16 Bit X 18 Bit

Option or Designator TYPESET SOFTWARE

Title	PHOTON 560 INPUT T	APES (Continued)	Tech T Numbe	ip TYPSET r SFTWRE-TT-12
All	Processor Applicability	Author J. Gleeson	Rev _0_	Cross Reference
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	. 1	Approval G. Chaisson	Date 02/02/73	

## CHARACTER CODES Diek

Disk Positio	U.C. n Charact		Disk Position	L.C. Character	CODE
1031010	_			Equal =	B,D,E,
1	Plus	+	46		D,E,F,
2	Colon	:	47	S.Colon;	C,D,E,
3	ffi		48	ff	B,C,D,
4		¢	49	fi	C,D,E
5 6	ff		50		
6	V.Bar		51	F. Bar / Zero Ø	
7		)	52	Zero Ø	
8		(	53 54	8	
9	Unquote			7	
10		&	55	6	
11		*	56 57	5	
12		8	58	4	
13		\$	58 59	3	
14	Dagger		60	2	
15	Hyphen	?	61	1	
16		2	62	Half Dash	
17	Dash		63	Comma	B,D,F
18	Exclm.		64	Period	C,D,F
19	Quote		65	re1100 2	
20	Z		66		
21	Q J		67	-	E,F,G
22			68	Ī	B,C,E
23	K		69	,	
24	X		70		, B,G
25	W		71		v C,G
26	V		72		y B,F
27	Y		73	í	D,G
28	В		74		g C,E
29	G C		75		B,E
30			76 76		u E,G
31	U P		77		p D,F
32	H		78	j	h C,E
33	D H		79 79		d B,D
34	M		80	1	m F,G
35	L L		81		1 E,F
36	S		82		s D.E
37	S F		83		f C,D
38	r N		84		n B,C
39	N R		85		r G
40	О		86		o F
41	I		87		i E
42	A		88		a D
43	T		89		t c
44				Bakanamı	1072
AGE Ale	PAGE REVISION	0	PUBLICATION DATE	repruary	17/3

Title	PHOTON 560 INPUT TA	Tech Tip Number		
All ,	Processor Applicability	Author J. Gleeson	Rev 0	Cross Reference
8's 11		Approval G. Chaisson	Date 02/02/73	

7. CHARACTER CODES (Continued)

Disk	U.C.	Disk	L.C.	CODE
Position	Character	Position	Character	
45	E	89	ŧ	C

8. EXAMPLES

## FIGURE 3 - EXAMPLE OF EIGHT LEVEL INPUT

- 1. Type Face 13
- Point Size 12 (lens Position 3)
- 3. Leading 12 points
- 4. T width of 14 units
- 5. h width of 12 units
- 6. i width of 8 units
- 7. s width of 10 units
- Interword spaces (non-flash) width of 18 units plus width of 4 units
- 9. Rest of Line
- 10. EOL Code
- 11. Add Lead 8 points
- 12. Add Lead 4 points DIGITAL EQUIPMENT CORPORATION

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🗓 16 Bit 🛣 18 Bit 🗍 36 Bit 🗍	TYPESET SOFTWARE

Title	PHOTON 560 INPUT TAP	ES (Cont	inued)		Tech Ti Number	P TYPSET SFTWRE-TT-12
All	Processor Applicability	Author	J. Gleeson	Rev	0	Cross Reference
8's	11	Approval	G. Chaisson	Date 02/0	2/73	




FIGURE 4

PAGE

821

EXAMPLE OF 6 LEVEL INPUT

Title	PHOTON 7000 INPUT	TAPES	Tech Ti Numbe	
All	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
8's 11		Approval G. Chaisson	Date 02/02/73	

## 1.0 INTRODUCTION

The purpose of this Tech Tip is to enable the user to read computer output tapes accepted by the Photon 7000 photocomposition machine. An understanding of the 7000 code structure is helpful when trying to differentiate between bad output due to 7000 malfunction or bad output due to Typeset 8 (or 11) system malfunction. Note that some of the 7000 functions will not be utilized in Typesetting programs.

## 2.0 TAPE FORMAT

The Photon 7000 can accept either 8 level or 6 level input tapes. Eight level is based on the hexadecimal system and 6 level on the TTS system. The two forms of input will be explained seperately.

#### 3.0 UNITS OF MEASURE

Except as noted, all absolute values for size and spacing are specified in 1/10 points. All relative values are specified in units of 1/10 po an EM.

## 4.0 EIGHT LEVEL INPUT

#### 4.1 Code Allocation

- 4.1.1 Zero (Ø) and 377 are used as NO-OP or filler codes. They are ignored by the 7000.
- 4.1.2 1-200 are used for character codes, allowing 128 characters per font.
- 4.1.3 201-376 are reserved for function codes. Not all of the codes are used, and if output to the 7000 will cause it to stop.

## 4.2 Machine Commands

- 4.2.1 Change Font (FØ) must be followed by the binary number of the font to be used.
- 4.2.2 Set Horizontal Size (F1) Followed by two frames giving the value of the horizontal size to be set, in abs. units.
- 4.2.3 Set Vertical Size (F2) Followed by two frames giving the value of the vertical size, in abs. units.



	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🐰 16 Bit 🗶 18 Bit 🗍 36 Bit 🗍	TYPESET SOFTWARE

Title	PHOTON 7000 INPUT	TAPES (Continued)	Tech Ti Number	DITHIU II IJ
All	Processor Applicability	Author J. Gleeson	Rev <sub>0</sub>	Cross Reference
8 8 11		Approval G. Chaisson	Date 02/02/73	

## 4.0 EIGHT LEVEL INPUT (Continued)

- 4.2 Machine Commands (Continued)
  - 4.2.4 Set Horizontal and Vertical size (see point size) (F3) - followed by two frames giving both values, in abs. units.
  - 4.2.5 Change to Oblique Mode (E9) changes the output to slanted output.
  - 4.2.6 Change to Normal Mode (E8) Cancels the oblique mode.
  - 4.2.7 Vertical Space Absolute (Leading) (CØ) followed by two frames giving the +VE or -VE value in abs. units. 3,276.8 points is the maximum.
  - 4.2.8 Vertical Space Relative (Cl) followed by two frames giving the +VE or -VE value in relative units. 3,276.8 units is the maximum.
  - 4.2.9 Horizontal Spacing Absolute (C2) followed by two frames giving the +VE or -VE value in abs. units. Six hundred points (600) is the maximum for a 50 pica line, 840 points for a 70 pica line.
  - 4.2.10 Horizontal Spacing Relative (C3) followed by two frames giving the +VE or -VE value in relative units.
  - 4.2.11 Letter Space in ½ strokes (C4) followed by two frames giving the number of "strokes" to add or subtract from the LH bearing of all characters until an LS command with a value of zero is given. There are two "strokes" per unit in 18 point masters four "strokes" per unit in 36 point masters and 8 "strokes" per unit in 72 point masters.
  - 4.2.12 Letter Space in units (C5) Followed by two frames giving the +VE or -VE values in relative units.
  - 4.2.13 Store Vertical Space (DØ) followed by two frames giving the value in absolute units.
  - 4.2.14 Executive Vertical Space executes the amount of lead as specified in the Store Vertical Space Command.

SFTWRE-TT-13 Cross Reference

#### 4.0 EIGHT LEVEL INPUT (Continued)

## 4.2 Machine Commands (Continued)

- 4.2.15 Store Horizontal Space A (DA) followed by two frames giving the value in relative units.
- 4.2.16 Execute Horizontal Space A (EA) executes the amount of horizontal space as specified in the Store Horizontal Space A command.
- 4.2.17 Store Horizontal Space B (DB), C (DC) or D (DD) as in 4.2.15.
- 4.2.18 Execute Horizontal Space B (EB), C (EC) or D (ED) as is 4.2.16.
- 4.2.19 Return beam to left margin (E1) returns the beam to the left margin only.
- 4.2.20 Carriage Return (E2) return the beam to the left margin and execute stored vertical space.
- 4.2.21 Set tab (D3) followed by two frames giving the position of the Tab Stop (as measured from the left hand margin) in absolute units.
- 4.2.22 Tab (E3) moves the beam to the Tab Stop.
- 4.2.23 Tab Carriage Return (E4) moves the beam to the Tab Stop and executes stored vertical spacing.
- 4.2.24 Set Film Speed (AØ) followed by two frames. The last four bits specify the speed in 2" per second increments. Minimum is 0001, maximum is 1111 (75"), default is 5".
- 4.2.25 Set Line Length (Al) followed by two frames specifing the line length in absolute units.
- 4.2.26 Set Oblique Angle (A2) followed by two frames specifying the binary value of the oblique angle in 1/10 degrees. Minimum is  $\emptyset$ , maximum is  $45^{\circ}$ . Default is 12.50.
- 4.2.27 Set Resolution (A4) followed by two frames. If the last two bits of the second frame are 00 or 10, the resolution will be 800 lines/inch (normal). If the bits are 01 or 11, the resolution will be 400 lines/inch (proof mode). Default condition is 800.

digital

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator
TYPESET

12 Bit X 16 Bit X 18 Bit 36 Bit SOFTWARE

Title	PHOTON 7000 INPUT TA	PES (Conti	nued)		Tech Tip Number	TYPSET SFTWRE-TT-13
-	Processor Applicability	Author J.	Gleeson	Rev	0	Cross Reference
All	111 1 1 1 1	Approval G.	Chaisson	Date 02/02	2/73	

# 4.0 EIGHT LEVEL INPUT (Continued)

## 4.2 Machine Commands (Continued)

- 4.2.28 Set Retrace (A5) followed by two frames. The last 3 bits specify the number of retraces of each character. Minimum is 0, maximum is 7, default is Ø.
- 4.2.29 Start Job (FA) followed by two frames giving the job #. The machine will halt and display the job # in the 7000 self-scan display. May continue by hitting the "Proceed" button.
- 4.2.30 Self-Scan Display (FC) causes the next 16 characters to be displayed. Characters are coded in ASC11 and the high order 2 bits are stripped off, allowing 64 characters.
- 4.2.31 Halt (FD) causes the 7000 to halt.
- 4.2.32 End of Job (FE) causes "End of Job" to be displayed on the Self-Scan.

## 5.0 SIX LEVEL INPUT

## 5.1 Code Allocation

- 5.1.1 Ø and 77 are used as NO-OP or FILLER codes.
- 5.1.2 Standard TTS codes define 92 character positions (using shift and unshift). The remaining 36 are accessed by typing the UR code, followed by an alpha-character between A-R (shift or unshift).
- 5.1.3 Machine Commands are either represented by a unique TTS code or by combining the "bell" code with other codes. Of these "bell" commands all but three must be followed by three bytes of information. The high order two bits are redundant.

Title	PHOTON 7000 INPUT T	APES (Co	ntir	nued)				TYPESET SFTWRE-TT-13
All ,	Processor Applicability	Author	J.	Gleeson		Rev	0	Cross Reference
Ш	8 11	Approval	G.	Chaisson	Date	02/	02/73	

6.0 FUNCTION CODES	
--------------------	--

\* = TTS Poll Code

		(" = TTS Be	:II Code)
FUNCTION	HEX	OCTAL	6 LEVEL
		<u> </u>	O LEVEL
Set film speed	ΑØ	24Ø	* ø
Set line length	A1	241	* í
Set oblique angle	A2	242	* 2
Set right/wrong reading output	: A3	243	* 3
Set resolution	A4	244	* 4
Set Retrace	A5	245	* 5
Vertical Space Absolute	CØ	3øø	
Vertical Space Relative	cî		* L
Horizontal Space Absolute	C2	3ø1	* M
Horizontal Space Relative	C3	3Ø2	* S
Letter Space ( Strokes)	C4	3ø3	* T
Letter Space (Units)	C5	3Ø4	* U
	C5	3 <b>ø</b> 5	
Store Vertical Space	DØ	320	* K
Set Tab	D3	323	* P.F.
Store Horizontal Space "A"	DA	332	* EM
Store Horizontal Space "B"	DB	333	* EN
Store Horizontal Space "C"	DC	334	* THIN
Store Horizontal Space "D"	DD	335	* ADD THIN
Execute Stored Vertical Space	ЕØ	34ø	77
Return Beam to Left Margin	El	341	Elevate
Carriage Return	E2		Space
Tab	E3	342	Return
Tab Carriage Return	E4	343	P.F.
Normal Mode	E8	344	Quad Left
Oblique Mode		350	Quad Right
Execute Horizontal "A"	E9	351	Quad Centre
Execute Horizontal "B"	EA	352	EM
Execute Horizontal "C"	EB	<b>3</b> 53	EN
Execute Horizontal "D"	EC	354	THIN
inceded nortzoncar "D"	ED	355	ADD THIN
Change Font	FØ	36Ø	* F
Set Horizontal Size	F1	361	* H
Set Vertical Size	F2	362	* V
Set Both (Point Size)	F3	363	* P
Start Job	FA	372	* A
	FB	372	^ A * B
Calf C n' 1	FC	374	
11-14	FD	375	
	FE		
	E 15	376	* E

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		TYPESET
Grancer	12 Bit X 16 Bit X 18 Bit 36 Bit	SOFTWARE

Title							TYPSET SFTWRE-TT-13
All	Processor Applicability	Author	J.	Gleeson	Rev	0	Cross Reference
R's 11	1       1	Approval	G.	Chaisson	Date 02/0	2/73	

## 6.0 FUNCTION CODES (Continued)

## PRECEDENT CODES:

Precedent code for 18 additional character positions


UPPER RAIL (UR)

Precedent code for commands

Bell Code

NOTE: The precedent code applies to the next code only.

If successive codes require the same precedent code,
each one must be preceded by the precedent code.



- Octal = 363 % 144 3. Store Vertical Space 12 pts (120 units) HEX = D% 78
- Octal = 320 0 170
- 4. The HEX = 14 22 IF Octal = 24 42 37 5. Horizontal Space Relative (125 units) HEX = C3 Ø 7D
- Octal = 303 0 175 6. Carriage Return HEX = E2 Octal = 342


FIGURE 1-8 LEVEL INPUT

# COMPANY CONFIDENTIAL

PAGE 827 PAGE REVISION 0 PUBLICATION DATE February 1973

	PHOTON 7000 INPUT	FAPES (Continued)	Tech Tip TYPSET Number SFTWRE-TT-13
All ,	Processor Applicability	Author J. Gleeson Rev	0 Cross Reference
8's 11		Approval G. Chaisson Date 02,	/02/73

7.0 EXAMPLES (Continued)



- Change to Font #56 TTS = \* F Ø Ø 7Ø
- 2. Change to Pt Size (10) TTS = \*P 0 1 44
- 3. Store Vertical Space (12 pts) TTS = \*K Ø 1 7Ø
- . Shift T Unshift he
- 5. Horizontal Space Relative (125 units) TTS = \*T Ø 1 75
- 6. Carriage Return TTS = Return (20)

# FIGURE 2 - 6 Level Input

Title	ERROR HALTS IN DEC	TYPESETTING SOFTWARE	Tech Tip Number	TYPESET SFTWRE-TT-14
All	Processor Applicability	Author Fred Miller Rev		Cross Reference
8's	11	Approval G. Chaisson Date 02/6	02/73	

The following list of error halts in DEC Typesetting Software is designed to aid the Field Service Techniciam at DEC Typesetting installations.

Due to the need to reassemble software for each year, these address locations may change. The change should be small and in this general area.

# COMPANY CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

_	
<b>4</b>	
=	
己	
7	
5	
ح	
_	
=	
=	
三	
=	
亖	
2	
ح	

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit X 16 Bit 18 Bit 36 Bit	TYPESET SOFTWARE
	17	ech Tip TYPESET

digital			
12 Bit	X 16 Bit 18	Bit 36 Bit T	YPESET SOFTWARE
		Tech	
the ERROR HALTS IN DE	C TYPESETTING SOF	TWARE Num	berSFTWRE-TT-14
Processor Applicabilit		Roy	Cross Reference
		aisson Date 5/23/73	
18 1 1 1	1 1 · · · · · · · · · · · · · · · · · ·	<u> </u>	
HOT METAL SYSTEMS			
PROGRAM TITLE	LOCATION	AC CONTENTS	REASON
PROGRAM TITLE			Memory error halt
Basic Bands	1577	Not pertinent	Memory error nare
Basic No-Bands	554	Not pertinent	Memory error halt
Disk System Bands	0611		Illegal Character
(TCO1)	5204		Disk Error Halt
Disk System No-Bar	nds 0611		Illegal Character
(TCO1)	5204		Disk Error Halt
	512	Not pertinent	Memory error halt
Disk Wirestripper Bands (TCO1)	1376	Not pertinent	Memory error halt
Bands (1001)	2576	Not pertinent	Programmer use ha
	4316	Not pertinent	Disk error halt
	612	Not pertinent	Memory error halt
Disk Wirestripper No-Bands (TCO1)	1163	Not pertinent	Memory error halt
No-Bands (TCOI)	4321	Not pertinent	Disk error halt
	0.62.3		Illegal Character
Dectape Bands	0611 5171	Status B. Reg.	DECtape Error Hal
(TCO1)	51/1	Status D. Aug.	
DEC-tape No-Bands	0611		Illegal Character
(TCO1)	5171	Status B Reg.	DECtape Error Ha
DECtape Wirestrip	per 612	Not pertinent	Memory error half
Bands (TCØ1)	1376	Not pertinent	Memory error half
	2576	Not pertinent	Programmer use h
	4573	Stat. Reg.B.	DECtape error ha
DECtape Wirestrip	mer 612	Not pertinent	Memory error hal
NO-Bands (TCO)	P	Not pertinent	Memory error hal
No bands (1001	4572	Stat. Req.B.	DECtape error ha
COLD TYPE PROGRAMS			
		a	Dectape error ha
Fototronic 1200 &	TXT 537	Stat Reg. B.	Dectape error na.
Disk System	3ØØ5	Not pertinent	Disk error halt
(TC01)	3517	Not pertinent	Memory Error hal

Not pertinent Memory Error halt 3517

PAGE 829 PAGE REVISION PUBLICATION DATE May 1973 A

Title	ERROR	HALTS	IN	DEC	TYPESETTING SOFT	WARE (Cont	Tech Ti Number	P TYPESET SFTWRE-TT-14
All	Proce	ssor App	licabi	lity	Author R. Hartz	A	ev A	Cross Reference
	8				Approval G. Chai	sson Date	5/23 /73	

COLD TYPE PROGRAMS (Continued)

DROGDAN STEE			
PROGRAM TITLE	LOCATION	AC CONTENTS	REASON
Fototronic 1299 & TXT (TC01) Non-Disc	537	Stat. Reg. B	DECtape error halt
	3512	Not pertinent	Memory error halt
713 Display Ad (TCO1) Disk System	54 <b>ø</b>	Stat. Reg. B	DECtape error halt
	3ØØ4	Not pertinent	Disk error halt
	44Ø6	Not pertinent	Programmer use halt
	4416	Not pertinent	Programmer use halt
713 Display Ad Non- Disk TC01	54 <b>ø</b>	Stat. Reg. B	DECtape error halt
	4407	Not pertinent	Programmer use halt
	4417	Not pertinent	Programmer use halt
Linofilm (TC01) Disk	544	Stat. Req. B	
	726	Not pertinent	DECtape error halt
	3ØØ4	Not pertinent	Programmer use halt
	3575	Not pertinent	Disk error halt Memory error halt
Linofilm Non-Disk	544	Stat. Reg. B	
	726	Not pertinent	DECtape error halt
	3Ø45	Not pertinent	Programmer use halt Memory error halt
560 (TC01) Disk	555	Stat. Reg. B	DECtape error halt
	3ØØ4	Not pertinent	Disk error halt
	3Ø64	Not pertinent	
	4364	Not pertinent	Memory error halt Programmer use halt
	4415	Not pertinent	Programmer use halt
560 TC01 Non-Disk	555	Stat. Reg. B	DECtape error halt
	3Ø6Ø	Not pertinent	Memory error halt
	4364	Not pertinent	Programmer use halt
	4415	Not pertinent	Programmer use halt
513 (TCO1) Disk	555	Stat. Reg. B	DECtano orres halt
	3ØØ4	Not pertinent	DECtape error halt Disk error halt
	3Ø56	Not pertinent	Memory error halt
	4407	Not pertinent	Programmer use halt
	4417	Not pertinent	Programmer use halt
513 (TCO1) Non-Disk	555	Stat. Reg. B	DECtape error halt
	3Ø6Ø	Not pertinent	
	3ø6ø 44ø7	Not pertinent Not pertinent	Memory error halt Programmer use halt

digital	LD SERVICE TECHN		Option or Designator
12 8	Bit 🛛 16 Bit 🗌 18 B	Bit   36 Bit	
Title ERROR HALTS IN I	DEC TYPESETTING SOFTW	Tech Num	Tip TYPESET besfTWRE-TT-14
Processor Applica		Rev	Cross Reference
AII   8	Approval G. Chai		1
COLD TYPE PROGRA			
PROGRAM TITLE	LOCATION	AC CONTENTS	REASON
Classified Ad I: Storage	1 1 1 1 4 3 g 3 5 1	Disc status Not pertinent	Disc error halt Illegal TTY command in class ad storage mode
Compugraphic 9Ø	ØØ 3ØØ4 Ø536	Disc status Status B reg.	Disc error halt DEC tape error
Class Ad III ve: No.3 (713 dis- used)			
Display Exec.Pro	og. 741ø	)	DECtape bootstrap
g	7422		Core patch halt SW:
ø	Ø232		Disk error at star
Ø	2113		Disk illegal sub. sector
ø	2535		Dectape error (AC= status B)
gr gr	1737 3627		Disk transfer error
Class Executive Field Ø	Program 741ø		DECtape bootstrap
ø	7422		Core patch halt SW=0000

# COMPANY CONFIDENTIAL

Ø232

2135

254Ø

1741

Disk error at start

Disk illegal sub-

sector
Dectape error (AC=

status B) Disk transfer error

Title	ERROR HALTS IN DEC	Tech Tip Number	TYPESET SFTWRE-TT-14		
All ,	Processor Applicability	Author R. Hartz	Rev	A	Cross Reference
	8	Approval G. Chaisson Da	te 5/2	23/73	

# COLD TYPE PROGRAMS (continued)

Updating Program Field l 1221 Disk header area full	
Field 1 1221 Disk header area	
" 1 210 Disk failure on r	
Initializing Program	
Diala 1	
1. 9312 Disk compare erro 1. 9254 Disk failure on w	I ri+
Translating Program	
Field 1	
Ad found in class	ø
Disk full error	
Bad ad on dectape	
Kill program	
mi-11 1	_
rield 1 #345 Disk failure on r	ead
List Program	
Field 1 #213	_
Edit Program Disk failure on re	ead
Piold 1	
Disk failure	
Disk full error	
Sort program	
Field 1 255 Disk failure	
. Disk latture	
1 307 Disk full error	
Run Count Update	
Field 1	
Disk failure	
Skip Key Update	
Field 1	
Dump Program Disk failure	
Field 1 243 Disk failure	
Disk failure	
Proof program	
Piold 1	
Fleid 1 210 Disk failure	
Size command	
Field 1 243 Disk failure	
DISK Fallure	

# **COMPANY CONFIDENTIAL**

PAGE 833

PAGE REVISION

1	FIELD SERVICE TECHNICAL MANUAL	Option or	Designator
1			SOFTWARE
ļ	12 Bit 1 16 Bit 18 Bit 36 Bit		

Title ERROR HALTS IN DEC	TYPESETTING SOFTWARE	(Con't Number	P TYPESET SFTWRE-TT-14
Processor Applicability	Author R. Hartz	Rev A	Cross Reference
A"   8	Approval G. Chaisson Da	ate 5/23 /73	

## AUXILIARY PROGRAMS

digital

PROGRAM TITLE	LOCATION	AC CONTENTS	REASON
Disk Termination (TC01)	6311 6365	Stat. Reg. B Not pertinent	DECtape error halt Disk error halt
Disk System Loader (TC01)	6112 5546 7444 7554	Stat. Reg. B Not pertinent Stat. Reg. B Not pertinent	DECtape error halt Disk error halt DECtape error halt Disk error halt
TC01 - Disk Patcher	674	Stat. Reg. B Not pertinent	DECtape error halt Disk error halt
TC01 - Disk Diction- ary Editor	1252 1534	Zero Stat. Reg. B Not pertinent	Insertion error DECtape error halt Disk error halt
TC01-Disk Zero Production Stats	44	Not pertinent	Disk error halt
TRMBLK (TC01- Non-Disk)	6322	Stat. Reg. B	DECtape error halt
SYSLOD (TC01- Non-Disk	7443	Stat. Reg. B	DECtape error halt
PATCHB (TC01- Non-Disk	674	Stat. Reg. B	DECtape error halt
EDTSYS (TC01- Non-Disk	1523	Stat. Reg. B	DECtape error halt
ZSTATS (TC01- Non-Disk	250	Stat. Reg. B	DECtape error halt
UPDATE (TC01- Non-Disk	327	Not pertinent	Operation done halt
COPSYS (TC01- Non-Disk	212 303 314	Not pertinent Not pertinent Stat. Reg. B	Programmer use halt Comparison error halt DECtape error halt
PSTATS (TC01- Non-Disk	323	Stat. Reg. B	DECtape error halt

1973

May

PUBLICATION DATE

<b>4</b>
_
_
90000
复
5
7
_
==
_
-
-
-

Title			TYPESETTING SOFTW			ip TYPESET r SFTWRE-TT-14
All ,	Processor Applic	ability	Author R. Hartz	Rev	0	Cross Reference
$\Box$	8		Approval G. Chaiss	on Date 02/0	02/73	

AUXILIARY PROGRAMS	(Continued)		
PROGRAM TITLE	LOCATION	AC CONTENTS	REASON
DSKTRM (552 Disk	6314	Stat. Reg. B	DECtape error halt
	6367	Not pertinent	Disk error halt
TRMBLK (552 Non- Disk)	6325	Stat. Reg. B	DECtape error halt
DSKLOD (552 Disk)	7450	Stat. Reg. B	DECtape error halt
	7544	Not pertinent	Disk error halt
	5546	Not pertinent	Disk error halt
	6123	Not pertinent	DECtape error halt
SYSLOD (552 Non- Disk)	7447	Stat. Reg. B	DECtape error halt
PATCHB (552 Disk)	734	Stat. Reg. B	DECtape error halt
	755	Unit Number	DECtape error halt
PATCHB (5 2 Non-	734	Stat. Reg. B	DECtape error halt
Disk)	755	Unit number	DECtape block error
EDTSYS (552 Disk)	1252	Not pertinent	Storage error halt
	1724	Stat. Reg. B	DECtape error halt
EDTSYS (552 Non-	1252	Not pertinent	Storage error halt
Disk)	1724	Stat. Reg. B	DECtape error halt
ZTATS (552 Disk)	44	Not pertinent	Disk error halt
ZSTATS (552 Non- Disk)	254	Stat. Reg. B	DECtape error halt
UPDATE (552 Disk)	327	Not pertinent	Operation done halt
	353	Address of err	Various errors
	742	Unit Number	DECtape block error
UPDATE (552 Non- Disk)	204 327 353 741	Not pertinent Not pertinent Addr. of error Unit number	Programmer use halt Operation done halt Various errors DECtape block error
COPSYS (552 Disk)	212	Not pertinent	Programmer use halt
	345	Not pertinent	Comparison error
	356	Stat. Reg. B	DECtape error halt

				-	-1-1	_	CE	DVICE		ECHNICAL	MA	MILA	1	Intion	or Designator
d i	g	įŧ	a l		12 B			16 Bit	- II	18 Bit		Bit [	- 1	•	ET SOFTWARE
					IZB	IT .	K	10 011	<u> </u>	1 10011 ()		<u> </u>			
Title	ER	ROR	на	LTS	IN	DE	СТ	YPESET	TIN	G SOFTWARE	(Con	tin'	Tech 1	Fip T's er So	YPESET oftware-TT-14
		Proc	esso	r Apı	olicab	ility	,	Author		R. Hartz		Rev	0	1	Cross Reference
All	8	l	1	1	1		1	Approv		. Chaisson	Date	02/	/02/73	1_	
		PRO	GRA	мт	ITL	3		LOCATI	ON	AC CO	NTENT	s	RE/	SON	
	PS	TAT	s (	552	Dis	sk)		233		Not p	ertir	ent	Disk	erre	or halt
	SI	OCK	ED	ITO	R			770 2172		Addr. Stat.					errors errors halt
	-												***************************************		
Title	РН	отог	N P	ACE	SETT	ER	INI	PUT TA	PES				Tech T Numbe		TYPSET SFTWRE-TT-15
All	- 1	roce	ssor	Appl	icabil	ity		Author	J.	Gleeson		Rev	0	C	ross Reference

Approval G

## I. Introduction

The purpose of this Tech Tip is to enable the user to read computer output tapes accepted by the Pacesetter series of Photo composition machines. An understanding of the code structure is helpful when trying to differentiate between bad output due to Pacesetter malfunction or bad output due to the Typeset 8/11 system malfunction.

Chaisson

Date 02/02/73

## Tape Format

The Pacesetter uses the TTS code structure. Commands consist of a bell code followed by an alpha-numeric character and up to four (4) digits containing the parameters of the command.

Not all of the Pacesetter functions will be listed in the table since they are not all necessary in computer-mode.

Title	PHOTON PACESETTER	INPUT	TAPES	(Contin	ued)	Tech Ti	P TYPSET SFTWRE-TT-15
AH ,	Processor Applicability	Author	J. G	Leeson	Res		Cross Reference
8's	11	Approva	G. Ch	aisson	Date 02/	02/73	

## 3. Function Codes (\* = Bell Code)

Function	Flag Code	Followed By
Type Face	*t	l digit for
Line Length	* 1	Typeface 1-8 4 digit; 2 for picas, 2 for
Point Size	<b>*</b> p	points 2 digit; for sizes 05-72
Leading	*v	3 digits; ½ pts of lead 0-255
Add Lead	*a	3 digits; ½ pts of lead 0-255
No Flash (next character) Cancel Flash (Until EOL or "Al	*b	- 233
Flash")	*.	_
Allow Flash	*u	_
Zero Width (Next Character)	*ø	Desired Character
Supercase Characters	*y	Desired Character
Quad Right	*q	-
One Unit Space	*1	-
Kern (½ unit for each code)	*m	_
Stop	*T.F.	_

## Spacing

In addition to the EM, EN and THIN and ONE UNIT space noted above, there are four (4) other sizes of fixed spacing used.

- a) 1/2 unit space called by \*5
- b) three (3) larger spaces (undefined at this stage) called by \*7 \*8 \*9.

## Quadded/Justified Lines

All justified lines and Quad Right Lines will be ended with a Quad Left and Return (33,20). Spacing necessary to justify the line will be included in the line. Quad Left and Quad Center Lines will end the same but will not output the spacing on the right hand side.

# FIELD SERVICE TECHNICAL MANUAL


Option or Designator TYPESET SOFTWARE

36 Bit 16 Bit 18 Bit 12 Bit

> Tech Tip TYPSET SFTWRE-TT-15 Number Cross Reference

Title PHOTON PACESETTER INPUT TAPES (Continued) Processor Applicability Author Rev J. Gleeson Δii Approval G. Chaisson Date 02/02/73 8's 11

6. Example



Type Face #8

\*±8

Line Length 11.6 pica b.

\* 1 1106

Point Size 10 points

\*p10

Leading 10% points d.

\*v021

Shift N - Unshift o w

Interword Spacing-EM plus One unit

is q.

Quad Left, Return

				TECHNICAL MANUAL			Option or Designator	
di	digital		TY	PESET - 8				
		12 Bit 🗶	16 Bit 🔲	18 Bit 🔲	36 Bit 📗			
Title	Title TELETYPE BYPASS PROCEDURE					Tech Ti Numbe	p SOFTWARE r TYPSET-8-TT-16	
All	Processor A		Author Fred	Miller	Rev	ø	Cross Reference	
~"x		1 1 1	Approval Z	ud Miller	DateMay 2	, 73		

The following example is page Al from the Typeset-8 Users Guide. Under program designator A and D you will see numbers written in the provided space. They are the starting addresses of the Auto Loader Program and the Disk Refresh Program for all the Dis/Dectape Typeset Systems and the Dectape only Typeset Systems.

They are provided for the customer to use in the event of teletype failure.

To use follow this procedure for Disk Dectpe Systems.

- Start the typeset bootstrap Loader at 7730 and wait for the Dectape on unit 4 to stop moving.
- Press stop and load the appropriate address for disk refresh. Press start.
- Wait for the Dectape to stop, press stop, then load the address for the auto loader, press start.
- The system should now be searching the typeset readers for input tapes. The customer could continue to run this way until teletype can be repaired.

For the Dectape only System:

Eliminate Step #2.

PAGE 839	PAGE REVISION	PUBLICATION DATE

Title	le TELETYPE BYPASS PROCEDURE Tech 1							ip r TYPSET*8=TT-16
All .	Processor	Applical	bility		Author Fred Miller	Rev	ø	Cross Reference
х					Approval	Date 5/	2/73	

## Appendix A Program Complement

A list of composition programs, auxiliary programs and utility programs is prepared for each Expanded Typeset-8 System, Expanded Disk Typeset-8 System, and Disk Typeset-8 System. The information includes the program title and corresponding program designators. Program designators are subject to change, depending on system requirements.

Substitute the applicable program complement for this appendix when preparing the system software package. The program complement is supplied by the Typeset A Programming Group. A master program complement containing all currently used program designators is presented in Table A-1.

Table A-1 Master Program Complement

Program Designator	Program Title	Program Designator	Program Title
A	Automatic Loader for Composition Programs	N **	Hot Metal NO Bands Composition
	(DECtape starting address 7513; DECdisk	0 ***	Allotting Editor
в *	starting address 751,4 Block Copier	P	Production Statistics Printout
C **	Cold Type Photocompo- sition Display Ad	Q	Not assigned.
D	Disk Refresh (Starting	R *	Reload Standard DEC Loaders
	Address 5400	s **	Stock Editor
E	Exception Word Dic- tionary Editor	T	Tape Copier
F	Format Block Gener-	U	System Update
	ator for Photon 713 Text Composition Program	$\mathbf{v}^{\cdot}$	Not Assigned
G	Not assigned.	W	Wire Storage
н **	Hot Metal Bands Com-	x *	System Patcher
	position	Y	Fordax Loaders
I	Ad Storage	Z	Zero Production Statis-
J	Merge Justified Tapes	4 **	tics
K	Format Editor	•	Compugraphic 4962 Text Composition
L	Hyphenation Logic Test	5 **	Extra Photon Com- position
М	Memory Tape Gener- ator for 713 Display Composition	7 **	Photon 713 Text Com- position

<sup>\*</sup> Utility program reserved for use by authorized DEC personnel only. Do not include them in program complement.

<sup>\*\*</sup> Accepted by Auto-Loader Program

<sup>\*\*\*</sup> These programs have not been released. Do not include them in program complement until notified by Typesetting Program Department.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		UART
	12 Bit X 16 Bit X 18 Bit X 36 Bit X	

Title ADDITION OF PARITY TO UART					Tech Ti Numbe	ip r UART-TT-1	
All	Processor Applicability	Author	J.	Blundell	Rev	0	Cross Reference
V		Approval	F.	Purcell	Date 10.	12.72	

The addition of parity to the UART (Universal Asynchronous Receiver Transmitter) I.C. is relatively easy, i.e. Pin 35 when low enables parity, when high disables parity. The normal format of data used in asynchronous communications is START BIT (1) - DATA BITS (5-8)-STOP BITS (1-2). An example would be 1 START BIT - 8 DATA BITS - 2 STOP BITS or a total of 11 bits. When enabling parity in the UART, the parity bit is added after the last data bit on transmission and expected after the last data bit on receive. Thus if you enable parity and have a character length of 8 bits selected (see table below) the normal 11 bit character is extended to 12 bits, i.e., 1 START, 8 DATA, 1 Parity, 2 STOP. The solution to this is when parity is enabled make the data bits equal to one less than if parity is disabled.

The data bit may be adjusted as shown below:

Pin 37	Pin 38	Data Bits
LOW	TOM	Five
LOW	HIGH	Six
HIGH	LOW	Seven
HIGH	HIGH	Eight

digital FIELD SERVICE TECHNICAL MANUAL	Option or Designator	
ullaliali	12 Bit X 16 Bit X 18 Bit X 36 Bit	

Title	Title UDC 11 DIAGNOSTIC				ip Tudc-TT-1
All	Processor Applicability	Author	L. Goelz Rev	A	Cross Reference
All	1,,	Approval	G. Chaisson Date 10/2	20/72	

In order to ensure proper checkout of W734 counter modules in an UDC System, the UDC System Function Exerciser should be labeled MAINDEC-11-DZUDA-A. The UDC Exerciser that is labeled MAINDEC-11-DBJA will not support the counter module properly. The probable symptom that occurs is the counter module operates properly in address \$600 but when put in another address slot, it will not run all the tests. This new revision tape is available in the Program Library.

Title W734 UDC COUNTER MODULE					Tech Ti Number	TIDO mm a
All Processor Applicability	Author	Α.	Thompson	Rev	0	Cross Reference
8 11 15	Approval	Ġ.	Chaisson Dat	e 07/0	06/72	

In a UDC System containing both contact interrupt modules (W732,W733) and W734 counter modules or multiple W734 counter modules, the following problem exists:

If the signal "RIF" is generated, all counter modules will have their interrupt flags cleared. This condition is undesirable due to this causing loss of interrupt information. The correct operation is that only the module addressed by the UDC controller should respond to the "RIF" signal.

Correction: ECO #W734-0001A has been generated to alleviate this problem.

CPL

				-,
Title	UDC-8, 11, 15 Signal	Tech Tip Number	UDC-TT-3	
All	Processor Applicability	Author G. Chaisson Rev	0	Cross Reference
	8 11 15	Approval W. Cummins Date 7-31	-72	

PROBLEM: Several recent complaints of intermittent operation and damage to modules (burned components and destroyed etch) have been

reviewed and corrected.

SOLUTION: The relay output modules (M802, M803, M804, M805, M806, and M807) must have Arc Suppression networks installed on the W400, W402, or W403 before the UDC is connected

to any customer equipment.

SYMPTOMS: Without the Arc Suppression networks, the opening and

closing of the relay contacts cause large inductive voltages. These high voltages can and do arc across the etch lands either causing intermittent problems or burning the etch

of the board.

Title	UDC 8, 11, 15 - G729 PROBLEM	ADDRESS	SELECTOR		Tech Tip Number	UDC-TT- 4	CPL
All	Processor Applicability	Author	G. Chaisson	Rev	0	Cross Reference	7
	8 11 15	Approval	W. Oummins Date	7 - 3	1-72		

PROBLEM: Attempts to select an I/O module address are unsuccessful in some cases. Selection problems appear in groups of 4 I/O module addresses or more and all I/O modules are


accessed at once.

SOLUTION: The G729 X, Y, jumper card split lugs require resoldering to make proper connection. When either X or Y is not applied to the address decoding the input to these gates float causing improper selection.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🗽 16 Bit 🙀 18 Bit 🙀 36 Bit 🗍	UDC *****

Title UDC TESTER SETTINGS FO	OR W402 SIGNAL CONDITIO	NER Number	UDC-TT-5
Processor Applicability	Author Noel Smith	Rev ø	Cross Reference
1~"	Approval J. Blundell Da	te May 2, 19	73

Because of the way in which the UDC tester connects to the W402 signal conditioning module, one of the voltage scaling resistors is not included in the circuit, resulting in a tester voltage setting that is different from the customers field power source.



Tester Field

PAGE 845

PAGE REVISION

You will see that resistor A is not in circuit when using the tester, which results in the following jumper/voltage relationship.

which results in the follow	wing jumper/voltage relatio	onship.	
Customer Power Source	Voltage Scaling Jumpers	UDC Tester Switch	Sett- ing
6V 24V 48V	Both jumpers in Cut jumper A Cut jumpers A and B	6V 6V 24V	

PUBLICATION DATE

May 1973

Title			Tech Tip
	UDC TESTER SETTINGS	FOR W402 SIGNAL CONDITIONER	Number UDC-TT-5
All	Processor Applicability	Author Noel Smith Rev	Ø Cross Reference
	8 11 15	Approval J. Blundell Date May	5, 1973

One other source of confusion around the W402 and other signal conditioning cards is the method of naming the contacts at the field input end of the card. Viewed from the handle end, board vertical, components on your right (as it would be when in the system), the pins are lettere "\" through "\" starting at the top. This means that side 1 of the board (component side) will connect to side 2 of the cable connector (marked A thru V, top to bottom).

Title		SI	I P	INT	EDD	ирт	ті	MING		Tech T Numbe	
All		Proc	esso	Αρ	olicab	oility		Author L. Goelz	Rev	ø	Cross Reference
	8						L	Approval Chaisson	Date 8/7	173	

There is a time when the possibility of losing an interrupt exists in the skip circuit. This loss occurs when waiting for an interrupt, by doing a skip then JMP-1. A typical section of a routing where this possibility exists is:

> UDSF (skip on UDC flag) JMP-1 (JMP back one)

If the interrupt is handled by setting ION, then this problem does not occur.

The reason for this error is as follows: After the interrupt sets the interrupt flag in the UDC, it is gated with the skip IOT out to the skip bus and also it clears the interrupt flag and the interrupt enable flip-flop. The problem comes about when the interrupt occurs near the end of the skip IOT. When it is gated with the IOT, the resulting pulse is too short in duration to drive the skip line LOW but is enough to clear the interrupt flag and interrupt enable flip-flop, thereby causing the loss of the interrupt.

An ECO is in process to correct this problem and will be available in August 1973 for UDC 8's.

		Cpi
digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🔎 16 Bit 🔎 18 Bit 🖳 36 Bit 🗌	UDC

Title	a	nterrupt Interaction	Tech T	
All	Processor Applicability	Author G. Chaisson	Rev ø	Cross Reference
A"	8   11   15	Approval C. Chaisson	Date 8/7/73	

Problem: W730 and W731 Contact Sense modules can exhibit interation

between modules, i.e., two or more adjacent W730's or W731's. The symptom appears as an inability to cause a bit to set, or possibly the setting of a bit when another

adjacent bit is set.

Cause: The problem is caused from magnetic interference between

relay packages on adjacent modules. The relays that are used are form B's, normally closed (held closed by a small internal permanent magnetic). When all the contacts in a relay package are opened (getting those bits) a strong enough influence is asserted on the relay package on an

adjacent module to cause the interaction.

Solution: An ECO is being written to provide a 1 square inch magnetic shield that will be fitted to the top of each relay package.

(ECO W730-00002, ECO W731-00001).

It must be emphasized that not any metal will work as an adequate magnetic shield. Only the material supplied in the ECO kit should be used since it is a specific density and thickness.

Title	USING BW406 MODI	Tech Ti Numbe	TT#8	
All	Processor Applicability	Author L. Goelz	Rev <sub>Ø</sub>	Cross Reference
^"	8 11 15	Approval G. Chaisson	Date 2/1/74	BW406 TT#1

Reference purposes only.

Title DDØ1-D Cross Talk		Tech Tip Number UDC-TT-9
All Processor Applicability	Author P. Dudziak Rev	O Cross Reference
11	Approval D. Herbener Date 3/13	/74


## Cross-Talk

Problems are appearing when multiple interrupt modules are placed in a DDØ1-D.

The problem is caused by the routing of all data and control signal lines in one common wire bundle.

The symptoms of the problem appear as a module failing to interrupt when a change of state occurs for any particular bit. The solution to the problem is the re-routing of four control lines per FCO #DDØID-C0007. The wires which must be re-routed are LOAD, START ADRX and ADRY. Wires should be re-routed as indicated below.

From	To
Load B12H1	E11H2
Start Bl2Fl	F11D2
ADRX B12A1	E11D2
ADRY B12B1	EllE2



PAGE 848

digital	FIELD SE	RVICE TE	CHNICAL	MANUAL	Option or Designator
	12 Bit 😠	16 Bit 🗶	18 Bit 😾	36 Bit 🗌	UDC

Title	UDC POWER PROBLEM		Tech T Numbe	ip r udc-tt-10
All	Processor Applicability	Author P. Dudziak	Rev 0	Cross Reference
7"	0 11 1 1 1	Approval D. Herbener	Date 3/13/74	

Due to the increased power consumption brought about by such modules as the ADØ1, problems have begun to appear. In some cases the symptoms may indicate that a particular module is at fault when the problem is really one of power distribution e.g. an ADUØ1 due to its high current load may cause a BA633 to fail. A temporary fix for these symptoms is to raise the output of the H740-D. The UDC Maintenance Manual currently calls for the H740-D to be adjusted to 5 volts based on measurements taken at the rear of AG729 card. The proper reference point to use for 5 volt adjustments is on the DD01-D back plane at pins C14A2 (+5) and C14C2 (ground) for the master file power supply and DD02 pins A4A2 (+5) and A4C2 (ground) for additional supplies. Care must be taken when making this adjustment as the H740-D might crowbar and blow a fuse. The permanent solution to this problem is the re-distribution of power per the proper FCC referenced below.

#### CAUTION

Once the H740-D is adjusted under full load, no module should be removed with power applied to the UDC files. When the system is powered down and a module is removed, it must be replaced with one of equal load. Failure to comply with the above procedure may cause the power supply to crowbar and blow a fuse.

In order to eliminate the possibility of power supply overloading and failure, the following guidelines must be adhered to when configuring, re-configuring or adding-on to AUDC system.

- The Master File has 16 AMPS (MAX.) available for I/O modules. This
  may be extended to 36 AMPS (MAX.) by the installation of an
  additional PTAG-2 pts.
- The expander files have 18 AMPS (MAX.) available for I/O modules. This may be extended to 38 AMPS (MAX.) by the installation of an additional H740-D p/s.
- 3. The following table may be used to determine module loads.

Title	UDC POWER PROBLEM (	CONT'D)	Tech T	
All	Processor Applicability	Author P. Dudziak	Rev <sub>0</sub>	Cross Reference
	8 11	ApprovalD. Herbener	Date 3/13/74	

UDCS	}	UDC11	
Item	Consumption (AMPS)	Item	Consumption (AMPS)
DD01	3.5	DD01	3.5
DD02	0.3	DD02	0.3
W740	0.35	ADU01	1.8
W742	0.45	M681	0.8
M684	0.5	W410	0.24
M686	0.8	W741	0.3
M802	0.5	W743	0.45
M804	0.45	M685	0.7
M806	0.8	M687	1.0
M681	0.8	M803	0.7
W410	0.24	M805	0.7
W734	1.0	M807	1.0
W402	NONE	W734	1.0
W403	NONE	W402	NONE
W406	NONE	W403	NONE
ADU01	1.8	W406	NONE
A633	power is	A633	power is
A233	supplied by	A233	supplied by
A234	one H738A	A234	one H738A
A235	per (4)A633	A235	per (4)A633
A236	modules	A236	Modules

If power problems occur during an add-on installation or re-configuration the power wiring from the H740-D(S) should be updated via FCO. The appropriate FCO numbers are noted below:

FCO NO. IDAC -C0004 DD01-D-C0007 DD02-C0005

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator VC12
Granger	12 Bit 🗶 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	VCIZ
Title		ech Tip

Title	LONG EXTENDED SCOPE	CABLE PROBLEMS	Tech Ti Numbe	VC12-TT-1
All	Processor Applicability	Author	Rev	Cross Reference
1	1,2	Approval H. Long	Date 08/17/72	

A large number of ECO's have been written to provide the VC12 scope control with the ability to drive extended scopes with cables longer than 25 feet. Below is a synopsis of those ECO's with additional comments.

EM12-00023 - January 1970 (All Systems)

Adds a 100 ohm resistor in series with pin Al of the G783 cable connector in slot F39.

EM12-C0033 - March 1970 (All Systems)

Specifies that ECO M711-C0002 applies to all systems.

3. M711-C0004 - August 1970 (All Systems)

CS and Etch Revision to drive long cable new module Rev. "C".

4. EM12-00039 - August 1970

Implements side 2 wiring for special long cable. Wiring errors corrected by EM12-00046. Errors in EM12-00046 corrected by EM12-00049 speco kit not available.

5. EM12-B0046 - March 1971 (All Systems)

Corrects EM12-00039
Wiring error corrected by EM12-00048.

EM12-B0048 - May 1971 (All Systems)

Corrects EM12-00046 Speco kit for EM12-00039 is included in ECO.

7. EM12-C0049 - May 1971 (All Systems)

Orders installation of EM12-00039, 00046, and 00048; M711-00004, A615-00004, and two new side 2 (W020) cable assemblies.

- A615-00004 A March 1971 (All Systems)
   CS and ETCH Rev to provide additional stability. New module Rev. E
- BC12A-00002 August 1970 (All Systems)
   Provides common ground drain by tying all drains together at the scope end of the cable. New cable Rev. "C".

	Title	CRT ARCING		Tech T	P VC12-TT-2
	All i	Processor Applicability	Author	Rev	Cross Reference
L		12	Approval H. Long	Date 08/17/72	

The spacing between electrodes in the qun of a CRT is small and can be, because the gun operates in a vacuum and thus break down or arcing distances for a give high voltage is much smaller than in air. Most CRTs are coated inside with a material called aquadaq, which is a conductive paint that contains a heavy concentration of carbon particles. In high volume production of CRTs, some units may have a few carbon particles "floating" around inside the tube. If these particles become lodged between electrodes that have high voltage, an arc will The arc usually burns out the contaminating particle, however, not without first connecting the electrode in question to 12 or 15KV. The most frequent electrodes subject to arcing are the cathode and second grid. Low voltage circuitry and transistors usually drive these electrodes and thus are subject to absorbing momentarily the high voltage that strikes them. Sometimes the high voltage arc does not damage these circuits, but instead destroy other components in other circuits such as power supplies or deflection amplifiers. Integrated circuits seem especially susceptible to arcing CRTs.

Whenever trouble shooting equipment such as VR14, VR20, VTØ5, VTØ6, VTØ4 and the failure appears to be "random" such as several unrelated circuits blowing (i.e. an intensity failure with a power supply problem) suspect an arc. Some CRTs will arc once or twice in their life-others will arc regularly. Fortunately, frequent arcing CRTs are a rarity, but none the less do exist. If CRT equipment is serviced two or three times with apparently "random" IC or transistor failures, the CRT might be the source of the problem and should be replaced. Differentiating between arcing problems and other circuit malfunctions is difficult, but with all the CRT equipment DEC has in the field I cannot help but feel some units with frequent field service calls, have this problem from time to time and go undetected.

Again always double check circuits for proper operation if an arc is suspected. Sometimes partial damage to transistors and op amps (such as MC1709) can occur which may appear to be working but are partially shorted or leaky.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		VC8E
	12 Bit X 16 Bit 18 Bit 36 Bit	

Title	Title VC8E-Lab 8E - USE AND MODIFICATION  Tech TipVC8E TT#1 Number				
All	Processor Applicability	Author G Chaisson	Rev	0	Cross Reference
1 1	on	Approval W. Cummins	Date 7-3	1-72	

On many occasions customers do not purchase a scope from DEC to go with their VC8E: The following information is an attempt to aid in getting the customers system up and running. (Note: modifications to standard DEC modules to accommodate a customers scope are no longer DEC's responsibility.)

The VC8E display controller was designed to accommodate the VR14, Tektronix 602 and the RM503 scopes. However, with certain modifications the VC8E can interface to many other scope and plotters well. The following guidelines must be taken into consideration before attempting to control a scope that has not been specified by DEC.

### A. Intensification Pulse

 Pulse width - the VCSE can supply a I usec pulse width. However, to avoid reflection on long cables, a 200 nsec rise time (fall time if negative) is incorporated into the pulse width. Therefore, the width is defined from the start of the pulse to the completion.



Many scopes other than the ones mentioned above require longer pulse widths. As an example, some storage scopes require approximately a 5 to 6 usec pulse width. The VCSE cannot accommodate such scopes unless the user changes the usec pulse generator (on M869) to a larger value. This would require changing the capacitor (M869 C23) to another value which is appropriate to the user's application. All scope manuals should define pulse width. (Calculation of the new value of C23 should be done using the Fairchild 9601 IC spec sheet.)

Polarity - The VC8E contain provisions to change the polarity
of the output signal by a switch on the M869 module. Improper
value of the intensify polarity will result in signal blanking
at the wrong times. (Retraces may be seen).

# **COMPANY CONFIDENTIAL**

PAGE 853 PAGE REVISION 0 PUBLICATION DATE July 1972

3. Voltage - the VC8E can generate pulse voltages from +4V to -2V. It can also, with the removal and addition of certain jumpers (W1 & W2) on the M885 module, generate a +4V to -10V voltage swing. However, one should note that the rise and fall times will be greater. In many cases, the intensify pulse input requirements to various scopes are 0 to 1V. An external adjustment on the scope or a special attenuating network would have to be used. This is the user's responsibility and must be considered before attempting to interface. As in the case of the Tektronix 602, DEC sells a VM03 kit which includes mounting hardware, and attenuating resistors and capacitors. The Tektronix 602 has provisions in its circuitry for the addition of external components. However, this may not be true of other scopes.

## X and Y Outputs

- Voltage the voltages generated by the X and Y outputs of the VC8E are + and -5 volts. "This cannot be modified." The user must have external attenuators or an internal scope gain adjustment. One must also note that many scopes call for only positive voltage swings. However, usually an offset position can be adjusted to correct input polarity problems. (This adjustment must be internal to the scope.)
- 2. Settling time (control) the VCSE is a scope control and not a D/A converter. The settling time from maximum deflection full scale step is 4 usec. Many scopes have faster settling times than 4 usec. The user in this case should use the internal delay set by the option at its minimum value (6 usec).
- 3. Settling time (scope) scope settling times may vary from 1 usec to 50 usec. The VC8E was designed for the VR14 and Tektronix 602 (with VM03 option) as stated previously. A done flag will occur when either scope has reached its settling time, internally timed on the VC8E (20 usec for the VR14 and 6 usec for Tektronix 602). However, all scopes differ somewhat in settling times. The user must determine if the VC8E time delay is adequate for his scope. For slow scopes, in excess of 20 usec, software delays may be incorporated in his system or the user may change the 20 usec delay circuit by adding a larger capacitor for C24 on the M869 and determining the value from the 9601 spec sheet.

## C. Drive

Careful selection of cabling should be used. The X and Y outputs are capable of driving loads greater than IK in parallel with 5000 pf of capacitance. That is, 100 ft. of cable at 50 pf/ft.

## D. External Controls

The VR14 has a 2 channel input whereby the user can select a channel by setting a bit in the status register. This signal is usually not used by other scopes. However, the user may be able to use it as a pen up, pen down capability on an XY plotter. The output signal is zero to +5 volts with a 10 ma source at +5V and a 30 ma sink current at ground. This bit can also be as a signal for partially controlling a storage scope.

digital	FIELD SE	IELD SERVICE TECHNICAL MANUAL Option		Option or Designator	
	12 Bit 🗶	16 Bit 🔲	18 Bit 🗌	36 Bit 🗌	VC8E
Title			/CONT		Tech Tip

Titl	VC8E-LABSE-USE AND MODIFICATION (CONT.)			ip r VC8E-TT-1
A	Processor Applicability	Author A. Wallack	Rev 0	Cross Reference
1	8E	Approval W. Cummins	Date 7-31-72	

## E. Ground Logic

The analog signals that are present at the output of the VCSE are the analog voltages, the analog ground and the logic ground (shield). When using differential inputs, the analog voltage and analog gnd must be used. When using single ended inputs use only the analog voltage and logic gnd. At no time connect the analog gnd to the system ground. In other words, beware of ground loops.

#### F. VC8E Restrictions

- The VCSE cannot control storage scopes fully. It can only plot points.
- 2. The VC8E can use two different IOT device codes 05 and 15.
- 3. Maximum of 2 VC8E controller in 1 system.

The responsibility to interface to various scopes will rest with the customer. Following these quidelines will enable the user to accomplish this successfully.

Title	VC8E CABLES		Tech Tip Number VC8E-TT-2
All	Processor Applicability	Author Gary Budianski Rev	O Cross Reference
	8E	Approval Dale Staupe Date 4-6-	74

All VC8E Display Controls are shipped standard\* with a P/N 7008499 10 foot general purpose scope interface cable. This assembly is supplied with one unterminated end for the User's Display, and a BERG Connector for attaching to the modules in the option.

Other cables are available, as shown below, and may be ordered through the Logic Products, September 1973, Cable Price List/Cross Reference Guide.

CABLE	PURPOSE
7008499-10	10 foot general purpose display cable
7008499-25	25 foot general purpose display cable
7008499-50	50 foot general purpose display cable
7008491-10	10 foot Tektronix RM503 display cable
7008977-10	10 foot Tektronix 611/613 display cable
BC01K-10	10 foot VR14 display cable
BC01K-25	25 foot VR14 display cable
BC01K-50	50 foot VR14 display cable
BC01K-A	100 foot VR14 display cable
BC01L-10	10 foot Tektronix 602/604 display cable
BC01L-25	25 foot Tektronix 602/604 display cable
BC01L-50	50 foot Tektronix 602/604 display cable
BC01L-A	100 foot Tektronix 602/604 display cable

## \*EXCEPTIONS

Systems with a VC8E option and a VR14 display, on the same Purchase Order, will receive a BC01K-10 cable instead. Systems with a VC8E option and a VM03 602 Mounting Assembly will receive the BC01L-10 cable, if both are requested on the same Purchase Order.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator	
digital	12 Bit 📝 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	VC8I	
Title Extraneo		ech Tip	

Title	Title Extraneous Light Pen Interrupt Number											
All	Processor Applicability		Author		Rev 0 Cross Referen		Cross Reference					
"	81	1	- 1				Approval	W. Cu	mmins Date	7-31	-72	

If a VC8I is installed without the 370 Light Pen, it is necessary that D03V2 be grounded. If this point is allowed to float, extraneous interrupts will occur when instructions 6054 and 6064 are generated. Another source of this problem is faulty assembly of the M701 in that transistor O5 is inserted into incorrect holes.

Title	VC8I INSTALLATION NO	Tech Ti Numbe		
All	Processor Applicability	Author	Rev 0	Cross Reference
```	81	Approval W. Cummins	Date 7-31-72	

- 1) There are errors concerning the VC8I in the small computer handbook.
  - a) The intensify signals are variations in voltage level,
  - not duration.
    b) The A607 has an output of Ø to +2V, not Ø to -10V.
- T) The WOOT print (-0-1) indicator a reference woltage of =2 W
- 2) The VC8I print (-0-1) indicates a reference voltage of -2 which is an error; reference voltage is -8V.


3)	ADD MODULES	M701	A607	A607
INTO 8I SLOT		HJ23	HJ24	HJ25

- 4) The configuration diagram print 8I-0-24 (1-2-3-4) should be referenced to determine placement of the RM503 scope.
- 5) VC8I less 370 Light Pen cable is part #70-5772. VC8I with 370 Light Pen - cable is part #70-5771.
  - a) Connect wiring harness as shown in the wiring diagram below.
  - b) To supply -15V to Light Pen logic, connect HØ3B2 to DØ3B2.
  - c) DØ3V2 must not be grounded for Light Pen operation.

If the Light Pen option is field installed on the VC8I, a new bracket with the logic, pen, and lOK control will be supplied. This will replace the original bracket which is mounted beneath the RM503.


PAGE	857	PAGE REVISION	0	PUBLICATION DATE July 1972

Title	AC81	Tech Ti Vumbe						
All Processor Applicability			lity	Author	Rev	0	Cross Reference	
1	81		1 1		Approval W. Cummins	Date 7-31	-72	



## 7) Checkout

a) The VC8I provides intensify voltages suitable for the RM503 which may be inadequate for use with other scopes. A service scope and the following programs will allow verification of correct operation.



digital	FIELD SE	RVICE TE	] O <sub>1</sub>	Option or Designator VC8I		
	12 Bit 🗶	16 Bit 🔲	18 Bit 🔲	36 Bit 🗌	<u> </u>	VC81
Title DISPLAYS	VC8I				Tech Ti Numbe	ip vC8I-TT-3
All Processor A	pplicability	Author Cha:	isson/Nunley	Rev	0	Cross Reference
		Approval W.	Cummins [	Date 7-31	L-72	

Recently the VC8I intensity control module M701, Revision C, has been found to have been improperly produced. The problem is that a DEC 664 diode was installed for D9 instead of the proper DEC 670 diode. This problem exists on M701 etch revision C modules and can be corrected in the field by replacin g D9 with the correct DEC 670 diode.

All spares modules should be checked for this problem and corrected before attempting to use them. Modules with this problem that are installed and used will be permanently damaged and no display will exist.

MODULES INSTALLED AND IN USE DO NOT HAVE THIS PROBLEM.


# COMPANY CONFIDENTIAL


PAGÉ 859 PAGE REVISION PUBLICATION DATE

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator VP8I
	12 Bit 🗽 16 Bit 🗌 18 Bit 🗍 36 Bit 🗍	

Title	MODIFICATION OF CA	Tech Tip Number			
All .	Processor Applicability	Author	Rev	0	Cross Reference
8:	I	Approval W. Cummins [	ate 7-3	L-72	

Recently, difficulties have been experienced when attempting to set up the M704 delays associated with slow-motion instructions. The total duration of these delays should be approximately 70 ms to allow sufficient time for the drum to settle into position. The delay is set by a 1.2K potentiometer (R53), in series with a 220 ohm resistor (R52) on the M704. To allow R53 to adjust through a range of 60 to 80 ms, R52 must be changed to 680 ohms. The following illustrations are in reference to Engineering Drawings D-BS-VP8I-0-1 and D-CS-M704-0-1.





TO PIN 1 OF E7

D-CS-M704-0-1

PAGE	860	PAGE REVISION	0	PUBLICATION DATE	71	1070
				TODEICATION DATE	July	1972

-
2
-
=
_
<b>C.</b>
$\overline{}$
>
$\geq$
$\geq$
>
$\geq$
PANY
$\geq$
PANY
PANY
PANY

PAGE 861

PAGE REVISION

		85		IEI	_D	SE	RVICE TEC	HNICAL	MANUAL	- 0	ption or Designator
d	ig i t	all	<b> </b>  -	12 B	it F	πT	16 Bit 🗍	18 Bit 🗍	36 Bit [	1 v	R12
										Tech T	ip _
Title							LEMS			Numbe	
All		essor	App	licab	oility 1	ı	Author		Rev	0	Cross Reference
Ĺ	12	لـــا			<u></u>	<u> </u>	Approval H.	Long	Date <sub>8-17</sub> .	-72	
	Voltage Bus Problems  If you are experiencing difficulties in connecting a display to the external display connector, or the use of the auto restart circuitry we suggest that a possible cause may be the absence of a wire for -15 volts from N27B2.  It has been brought to our attention that there are machines in the field with this wiring error. The W512 in slot N27 and the W603 in slot N26 will not function properly if N27B2 - N34B2 is										
	not ir									Tech Ti	P VR12-T2-2
Title						RE	MOVAL OF G9	17		Number	Cross Reference
All	Proc	essor	Appl	licab	ility		Author Approval H.	Long	Date 8-17	0 72	Cross rister and
	pressu but th these	re s	has pace	a er ca	ten als lle	den o. n s	crews Will screw not	off, runded just to serve the hold it	the poi the poi ir purpo in place,	nt of se, wh and n	being snug, ich is to
PLASTIC ALLEN MOUNTING SCREW  PLACEPLATE VR12  PLACEPLATE VR12											
Title	POIN	T PI	COT	DIS	PL	YY M	AINTENANCE	MANUAL		Tech T	ip VR12-TT-3
All	Proc	essor	Арр	licat	ility		Author		Rev	0	Cross Reference
L	12						Approval H.		Date 8-17		
	Parts list, page 7-9, item #37. A washer, flat nylon, 4ID., 3/80 D X 1/32 thick. This part number is given as 90-06712. This number is incorrect. The corresponding washer for this number is too small.  The correct part number is 96-06710.										

PUBLICATION DATE

Title	ECO VR12 - ØØ	øø9				Tech Tip Number	VR12-TT-4
Ali ,	Processor Applica	bility	Author		Rev (		Cross Reference
/	2	1 1	Approval	H. Long	Date 8-17	7-72	

This ECO does not include the part number for the new high voltage power supply. This part number is D-AD-7006261-0-0 and can also be ordered as an H712.

digital	FIELD SE	RVICE TE	Option or Designator VR14		
Chennen	12 Bit 🗓	16 Bit 🗌	18 Bit 🗌	36 Bit 🗌	
Title	WIRING ERRO	RS		T	ech Tip VR14-TT-1

Title	WIRING ERRO	Tech Ti Numbe	VR14-TT-1	
All	Processor Applicability	Author	Rev 0	Cross Reference
~	12	Approval H.Long	Date 8-17-72	

### Wiring Errors

The VR14 Point Plot Display uses a split winding 11/115 VAC power transformer. Several In-House units wired for 115 VAC have been found to have bad fast-on terminals on one-half of the primary winding, thus placing the entire load on the other half of the transformer.

# THIS CONDITION IS DANGEROUS AND WILL SHORTEN UNIT LIFE

To check for this fault condition (only present in units wired for 110 or 115 VAC), disconnect the gray or white wire from TB-2 and the red or orange wire from TB1-3. Measure for continuity from TB1-6 to the LUG(NOT the encased wire) of the disconnected windings. A resistance reading greater than 5 OHMS indicates a poor or improper crimp. The contact should be recrimped or soldered to insure a good contact. Please report any instances of this problem directly to me.

Title	FIELD	ADD-ON	PROBLEMS		Tech T Numbe	ip VR14-TT-2
All	Processor Applicability			Author	Rev	Cross Reference
	12			Approval H. Long	Date 8-17-72	

When adding a VR14 to a PDP-12 which has a VR12 display, the A615 output must be checked prior to connecting the VR14. Load and start display, test, freeze the "X" pattern. Using an oscilloscope, check the output of the X and Y D-to-A converters (pins E37H2 and E36H2) for a negative sawtooth waveform varing from Ø to no more than -7 volts. If the A615 output does not fall within these limits, the VR14 will be overdriven and possible unit damage will result.

ľ	Fower neat STIK Semiconductors									P VR14-TT-3
	All Processor Applicability				Author Rev			0 Cross Reference		
L	/	2		Approval	н.	Long	Date	8-3	L7- <b>7</b> 2	

Several VR14 displays were inadvertently shipped with 2N4398 power transistors in place of 2N4399's. All units should be checked for MOTOROLA 2N4399 (2 on each heat sink assembly) transistors.

Fairchild 2N4399's are ALSO NOT ACCEPTABLE- They have a poor life quality expectancy.

1	2405				I
ı	PAGE 863	3	PAGE REVISION	ø	PUBLICATION DATE

Title	THERMAL RUNAWAY		Tech Ti Numbe	
All	Processor Applicability	Author	Rev 0	Cross Reference
	12	Approval H. Long	Date 8-17-72	

### Thermal Runaway

A possible thermal runaway condition exists in the VR14 power control board (G836 assembly). This is indicated by mysterious fuse blowing somke, wiping out power transistors, etc.

The cure is to change the two regulator transistors, Q2 and Q4, and to change 4 resistors.

Q2: 2N4920 (15-9605) Q4: 2N4934 (15-9604)

Q4: 2N4934 (15-9604) RlO. R27. Are 150 OHM. Should be 10 OHM

R9 R24. Are 1 KOHM. Should be 270 OHM

To check it out, monitor the +22/-22 VDC supplies and heat the G836 with a hot air blower. If the voltage begins to climb, change the transistors again.

Title	G836 TRANSISTORS		Tech Ti Numbe	
All	Processor Applicability	Author	Rev <sub>O</sub>	Cross Reference
	/2	Approval H. Long	Date 8-17-72	

Some of the G836 power control boards used in the VR14 were shipped without thermal compound under the regulator transistors. If there is little or none of this compound between the transistor and its heat sink, it may go into a thermal runaway condition and cause damage to the deflection system. (reference, tech tip 2.6.3.4).

Do not use silicone grease in place of thermal compound; its thermal conductivity is just about  $\emptyset$ .

Ti	tle ·	G836	ASSE	MBLY	?						Tech Ti Number	
A	H	Proce	ssor Ap	plicab	ility	Author				Rev	0	Cross Reference
	/2	-				Approval	н.	Long	Date	8-1	7-72	

The power regulator control board, referenced elsewhere in this manual as a 6836 assembly, is really a manufactured item as part number 70-7165.

Remember: Ordering a G836 will either get you an incomplete assembly (no Mate-N-Locks) or no parts at all. Order 70-7165 power regulator control!

CDT

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit V 16 Bit V 18 Bit X 36 Bit X	VR14

Title	G836 ETCH REVISION "E"	PROBLEM	Tech 1 Numb	ip er VR14-TT-7
All	Processor Applicability	Author B. O'Donnell	Rev o	Cross Reference
x		Approval D. Starratt	Date 4/30/74	

The VR14 Power Supply Regulator Assembly (7007165) consists of the following pieces:

1 - G836 - VR14 Power Supply Regulator Module. 1 - 7408439 - Mate-N-Lok Assembly Bracket

The above two items should normally be ordered as one part (7007165); however, the G836 can be obtained separately.

A problem has arisen on etch revision "E" only of the G836 module when the Mate-N-Lok Assembly Bracket (7408439) is attached. The etch runs on the "E" rev. modules were extended too far up the board causing shorts when the brack and module are assembled.

An ECO has been written (7007165-0002) to the Regulator Assembly to add fiber washers (9006693), quantity four (4), between the Mate-N-Lok brack and the G836 Etch Rev. "E" module. In general this has been done, however, some assemblies have slipped through to the field and could result in shorting 400 volts to ground. In addition, since it is possible to obtain the G836 etch revision "E" as a separate part; one should remember to install the 4 fiber washers (9006693) when assembling the Mate-N-Lok bracket to the module.

# COMPANY CONFIDENTIAL

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital		VR20
	12 Bit V 16 Bit X 18 Bit 36 Bit	

Title HIGH VOLTAGE ARC-OVER Tech Tip Number VR20-TT-1				
All	Processor Applicability	Author	Rev <sub>0</sub>	Cross Reference
' '	1 1 1 1 1 1	Approval H. Long	Date 8 - 17 - 72	

High voltage ARC-OVER, usually occuring inside the high voltage regulator may be caused by contamination of the porcelan standoff insulators. Some insulators were assemblied with metal screwdrivers, and the inside of the insulator may have been scrtached

If ARC-OVER does occur, disassemble the regulator assembly and visually inspect the interior of the standoffs for scratches metal deposits, etc. If they are damaged, simple cleaning of the insulator with soap and water may cure the problem. Otherwise, they must be replaced.

The correct part number is 12-10594

Needless to say, they should be disassemblied and reassembled with only non-metallic screwdrivers. These are available from the field service stockroom on special order, or preferrably local purchase.

Title	VR20	INSTA	LLAT	ION	AND P.M. CHECK		Tech Ti Number	
All	Processo	r Applica	bility		Author Jeff Blundell	Rev	ø	Cross Reference
	8s 11s	12			Approval	Date 7/9/	73	

Shipping hazards and customer site environmental conditions may cause internal damage to the high voltage switch (H.V.S.) circuit (7008471) of the VR20 color point plot display.

Conditions have arisen, in the field, which dramatize the need for a thorough examination of the H.V.S. circuit for possible component defects and/or dirt build up. Component breakage or excessive dust can cause arcing within the H.V.S. circuit resulting in even greater damage effective over an extended period of time. What follows is a description of the most common H.V.S. problems:

### A. COMPONENT BREAKAGE

There are four (4) long 20 Megohm resistors in the H.V.S. circuit used as the series leg of a voltage divider/regulator network. Due to extreme vibrational shock, one or more of these resistors may crack resulting in a potential drop of between 5 and 10 KV. across the crack of the broken resistor(s).

This difference of potential across the crack can cause arcing to occur. There arcs tend to enlarge the crack causing an even greater

PAGE 867	PAGE REVISION	0	PUBLICATION DATE

Title	VR20 INSTALLATION	AND P.M.	CHECK		Tech Tip Number VR20-TT-2
All	Processor Applicability	Author	Jeff Blundell	Rev	Cross Reference
	8s11s 12	Approval	Date	•	

danger to the scope. This situation, depending upon the position of the break on the resistor, may extend to the resistor bracket ultimately causing damage to the H.V.S. cabling.

### B. EXCESSIVE DIRT

Dirt under certain instances, can act as a path of conductance. It can be seen; therefore, that arcing may occur across a path of dust particles which may cause indeterminate damage to the scope.

Keeping the above problems in mind, it has become necessary to initiate a special check which should be performed at every installation and preventive maintenance:

- Remove the high voltage switch box per the procedure listed in the VR20 User's Manual (DEC-12-HRSA-D) section 4.4.3.
- 2. Remove the bottom cover of the H.V.S. box.
- Insure the H.V.S. circuit has discharged completely by clipping a ground lead first to the H.V.S. box chassis and then to all exposed areas of the H.V.S. circuit.

CAUTION: Use only one hand when performing the above step.

- 4. Clean the entire H.V.S. box of all dirt build up.
- Observe the contents to check for broken or hairline cracked components.
- If any breaks are observed, replace the entire H.V.S. assembly (7008471).
- Install the good H.V.S. assembly per the reverse order of the above procedure steps 1 and 2.

# digital FIELD SERVICE TECHNICAL MANUAL Option or Designator VR20

Title VR20 PREVENTIVE MAINTENANCE CHECK Tech Tip VR20-TT-3 Number				
All	Processor Applicability	Author Brian O'Donnell Rev	ø	Cross Reference
8	11112	Approval Al Shimer Date 8/16	73	

In the VR20, there is only a minimum area separating the High voltage switch box (7008471) and the input voltage tabs on the high voltage supply (7008458).

The high voltage switch box is suspended over the high voltage supply tabs stabilized only from one side by two (2) screws connected through 1.6 inch stand offs.

Four (4) wires, originating from a terminal block mounted inside the VR20 chassis, are connected to the high voltage supply tabs. The routing and/or length of these wires in relation to the high voltage switch box has caused reason for concern in recent months especially in systems exhibiting excessive vibration.

The combination of the above factors (wire routing and high voltage switch box susceptibility to vibration) might result in conductor insulation wear which could cause major electrical damage to both the high voltage supply and high voltage switch box. In order to avoid the possibility of such damage, the following steps should be performed at every VR20 P.M.:

- Remove the high voltage switch box as described in paragraph 4.4.3 of the VR20 User's Manual (DEC-12-HRSA).
- 2. Observe the wires to and around the high voltage supply. Check for:
  - a) wire insulation wear;
  - b) solder connections to the high voltage tabs;
  - c) crimped connections to the terminal block inside the VR20 chassis;
  - d) wire routing to the high voltage supply. Insure the wire path is such that any switch box vibration will not cause wire deterioration.
- 3. Repair or replace those items where deemed necessary.
- Replace the high voltage switch box insuring a secure mount. (Refer to step 1 above).

-0-0-0-0-0-0-0-0-

PAGE 869	PAGE REVISION	PUBLICATION DATE

	FIELD SERVICE TECH	INICAL MANUAL	Option or Designator
digital	12 Bit X 16 Bit X 1	8 Bit X 36 Bit	VT01
Title ERASE RE	TURN PROBLEM		Fech Tip VT01-TT-1

Title	ERASE RETURN PROB	LEM	Tech Tip Number	VT01-TT-1
All	Processor Applicability	Author Al Shimer	Rev 0	Cross Reference
x		Approval Larry Lewis	Date 1/74	

The VTO1 (Tektronix 611) storage scope requires 400-500 ms. to erase. However, an additional 400-500 ms. recovery time is required before a second erase can be issued. Writing can be resumed when ready sets at the end of the erase interval, but if a second erase is issued within 400-500 ms. after completion of the first, the erase interval one shot in the VTO1 will not respond. The result is erase signal constantly asserted, VTO1 will not perform the second erase nor assert return, and ready flag will not come true again. Pushing the erase button the scope will erase and restore ready. The problem has not been serious because there is no reason for back to back erases ever being programmed.

Since a service call could be logged for this problem, the Engineer should be able to explain the limitation of the Tektronix equipment in this regard.

# COMPANY CONFIDENTIAL

# digital FIELD SERVICE TECHNICAL MANUAL Option or Designator VT05

Title	VT05 - 8 FAMILY INT	Tech T Numbe		
All	Processor Applicability	Author B. Nunley	Rev 0	Cross Reference
8's		Approval W. Cummins	Date	

Current mode, local TTY: (Cable may be up to 1800 feet in length.

# Pin Assignment

W076D	MATE-N-LOCK 8 PIN
3	3 Data Out
4	7 Return
7	2 Data In
6	5 Return

### EIA:

Interface	<u>Cable</u>	(Total Length must be less than 50 feet)		
PT08F, PT08FX	705717	25 feet standard		
DC02	BC01A	25 feet standard		
PT08B, PT08C	BC01C or BC01J	25 feet standard		

## Cables

707517 - W023 to 25 pin amphenol

BCO1A & BCO1C - must go through H308 or H312 null modem or swap pin 2 and 3 for correct transmitreceive wiring.

BC01J - M850 to 25 pin amphenol connect directly between VT05 and PT08B or PT08C.

Title	HIGH	Tech Tip <sub>VT05-7</sub> Number	าา - 2					
All Processor Applicability					Author W. Cummins	Rev	O Cross	Reference
х					Approval W. Cummins	Date 07/0	6/72	

Prior to ECO M7001-00005, the M7001 was not compatible with the high speed option M7004. Also, when adapting a V705 to 50 Hz use, a vertical synch problem developed after jumpers W4 and W6 were changed.

ECO M7001-00005 makes the M7001 and M7004 compatible and adds a 300 pf cap from E6 pin 6 to ground to eliminate the synch problem.

PAGE	873	PAGE REVISION	A	PUBLICATION DATE	November 1972	

Title	VT05 MAINTENANCE M	VT05-TT-3		
All .	Processor Applicability	Author	Rev 0	Cross Reference
х		Approval H. Long	Date 08/02/72	

There is an error in the VT05 manual page 1-8 (DEC-00-H4AB-D) and in the engineering specification sheet 7 of 36 (A-SP-VT05-29) with respect to the current mode (20 ma) mate-n-lock plug pin assignments. The table should be as shown below:

PIN NUMBER	DESCRIPTION	OTHER NOTATIONS
1 2 3 4 5 6 7 8	Unassigned Received Data* Transmotted Data* Reserved Received Data Reserved Transmitted Data Reserved	Unassigned Display - Keyboard - Reserved Display + Reserved Keyboard + Reserved

<sup>\*</sup> Pins 2 and 3 are more negative referenced to pins 5 and 7.

Title	KEYBOARD SHORTS CAUSE	Tech Tip Number VT05-TT- 4	
All	Processor Applicability	Author Davis/Barnett Rev	0 Cross Reference
х			/20/72 LKOI-TT-



12 Bit

# FIELD SERVICE TECHNICAL MANUAL


16 Bit

36 Bit 🔽


Option or Designator
VTO5

18 Bit





+XMIT	AA	(White)	5	(White)	5	REC
-RET	KK	(Black)	2	(Black)	2	RET
+REC	K	(Green)	7	(Green)	7	XMIT
-RET	S	(Red)	3	(Red)	3_	RET





COMPANY CONFIDENTIAL


PAGE 875

PAGE REVISION

PUBLICATION DATE May 1974

Title	VTO5 Interconnect	Fip er VTO5-TT-5		
All .	Processor Applicability	Author J. Alston/ O. Josbacher	Rev A	Cross Reference
х		Approval B. Dimbat Date	6/1/73	1

2. ETA level



DL11 BC05-C (Supplied)

DC11 BC01-R (Supplied)

DM11 BC01-R (Supplied)

DJ11 BC05-D (Not Supplied)

# \* IMPROVING NULL MODEM H312 - VT05 COMMUNICATION

- A. Some software systems are not working when system interface connects to VT05 by way of Null Modem. To correct this: Use M7004 Module revision J or newer and add wire from pin 20 to pin 4 on EIA interface connector (DEC P.N. 12-05886) on the back of the VT05. Pin 4 will now provide the REQUEST TO SEND signal from the VT05. This prevents the carrier detect line from floating.
- B. Outside of the U.S.A. if the Null Modem connects to a CCITT line (over-sease equivalent to EIA), operation may be marginal because of too much a voltage drop across resistors R83, R84, and R85 on Module M7004. To correct: Replace the three 5.6K resistors R83 through R85 with 3.9K resistors.

# **COMPANY CONFIDENTIAL**

PAGE 876

# COMPANY CONFIDENTIAL

# FIELD SERVICE TECHNICAL MANUAL Option or Designator VTO5

Title VT05 ALPHANUMERIC DISPLAY TERMINAL GENERAL SERVICE TECH Number VT05-TT-6								
All	Processor Applicability	Author OSI JOSBACHER	Rev	Cross Reference				
X X	1 1 1 1 1 1 1	Approval FRED DOLL	Date 6/11/73					

# A. VTO5 SERVICE PHILOSOPHY

Although VTO5 service philosophy calls for module and assembly swap it is good economy to spend a few minutes on certain modules and assemblies to which a problem has been traced, to check if any definite component can be determined defective. In some cases, this may enable on-site repair. For example, the crystals used on the MTOO1 and MTOO4 modules are available from stockrooms and they can easily be replaced, or by following LKO1- TECH TIP-2 certain repairs can be done on the keyboard. If your findings are recorded on the module tag it will speed up the repair at the DEFOT.

B. The circuit breaker used on Sylvania monitors, sometimes, when tripped cannot be reset. The reason: the frame of the breaker is slightly bent and the plunger can not latch up. It's usually easy to bend the frame back in to shape by hand.

## C. VTO5 INCOMPATIBILITY

The VTO5 is not software compatible with the TTY at higher baud rate transfer. Between 600 and 2400 baud filler characters must be added when doing any of the following operations:

Line Feed (ASC11 212)
Home (ASC11 235)
Cursor Up (ASC11 232)
Cursor Down (ASC11 213)
Erase Screen (ASC11 237)
Y address is direct
Cursor addressing

A filler character is defined as a non print character; rubout (ASC11 377) is recommended. The necessary number of filler characters required are:

BAUD RATE	FILL CHARACTERS REQUIRED
600 1200 2400	One (1) Two (2) Four (4)

PAGE 877	PAGE REVISION	PUBLICATION DATE
077		

Title	VTO5	ALP	HAN	UME	RIC	DI	SPLAY	TERM	NAL	GENER/	AL S	ERVICE Number	VTO5-TT-6
All .	Processor Applicability			Author OSI JOSBACHER				Rev	Cross Reference				
х					Approv	al FRE	D D	OLL	Date	6/11/73			

### D. CABLE RESTRICTIONS

Using the 20 m A current loop the maximum allowable cable length between the VT05 and the connecting device is 250 feet at  $2400\,\mathrm{baud}$ 

500 feet at 1200 baud 1000 feet at 600 baud and 2000 feet up to 300 baud

For EIA operation a maximum cable length of twenty five (25) feet may be used.

. . . . . . . . .

## E. CRYSTALS USED ON M7003 AND M7004 MODULES

The DEC part number for this crystal is 18-10245-1. Presently, we purchase these crystals from two different vendors. The one vendor has the number VR6 punched on the case. The other vendor has NE-6-C on the case.

WARNING: You may find crystals with the number NE-6-D. This crystal should not be used and all stockrooms have been purged from it. If you find one, throw it out.

# F. KEYBOARD

ECO VT05-0061 adds parts list and assembly drawing to the print set.

G. The transistors under the keys of the keyboard are NPN type A1015A the DEC part number is 15-10948. The part number for the keyboard ROM is 21-11047. The vendor numbers on the ROM are AY5-2376 P.N. 0017 for General Instruments and KR2376-17 for Standard Microsystems. NOTE the number 17 or 0017 denotes the ROM is designed for the VTO5 application. If this number is missing on the ROM even if the first part of the number is correct the ROM is questionable. Sometimes only the P.N.0017 appears on the ROM, this should be O.K.

# COMPANY CONFIDENTIAL

PAGE 878 PAGE REVISION

digital

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

VT05

12 Bit	16 Bit	18 Bit 🔀	36 Bit ⊠

Title V	TOS ALPHANUMERIC DIS	SPLAY TERMINAL GENERA	L SERVICE Numbe	ip r vtos-tt-6
All	Processor Applicability	Author <sub>OSI JOSBACHER</sub>	Rev	Cross Reference
x		Approval FRED DOLL	Date <sub>6</sub> /11/73	

### H. The CRT

When working on or near the CRT, it is advisable to wear safety goggles. The DEC part number is 29-16141.

- 1. The CRT screen and the filter in front of the screen must be cleaned regularly in order to ensure clear vision. The intensity should be adjusted as low as possible to avoid burning the CRT with a high intensity beam. The cleaning interval usually depends on the environment.
- J. Instruct your VTO5 users to adjust the contrast and brightness control in the following manner:
  - 1. Display characters across the screen.
- 2. Turn the contrast down to a point where the characters can just be identified.
- 3. Turn the brightness down to the point where the background trace disappears.
  - 4. Turn the contrast up just enough to read the characters clearly.

NOTE: Avoid excessive contrast and brightness.

# K. WAVY OR JITTERY HORIZONTAL OR VERTICAL LINES

There have been several cases when wavy lines were caused by the wiring to the flyback transformer. Sometimes the wires to the primary are excessively long and are getting too close to the insulation of the coil of the flyback transformers where high voltage arcing may occur. The arcing cannot necessarily be observed in a fully lighted room but you may smell the ozone, a strong odor caused by the electrical discharge. Route the wires neatly and use a drop of glue here and there to fasten the wires down. The heavily insulated high voltage wire from the secondary of the flyback transformer to the CRT occasionally cause trouble when they are too close to the chassis or too close to the coil. Carefully route this wire with a non-conductive rod while watching the screen.

L. GENERAL

If you find broken wires to the MATE-N-LOCK connector at the back of the VTDS attach a strain relief (tie-wrap) from the screw in the bottom center.

\* \* \* \* \* \* \* \*

PAGE	879	PAGE REVISION	PUBLICATION DATE

Title	ide VT05 ALPHANUMERIC DISPLAY TERMINAL GENERAL SERVIE TECH TIPS Number VT05-TT-6								
All		Proc	essor	App	olica	bility	,	Author OSI JOSBACHER Rev Cross Reference	$\neg$
Х						$\perp$		Approval FRED DOLL Date 6/11/73	

to the wires coming from the MATE-N-LOCK connector.

M. On certain VT05 installations where the sun beats down on the terminal for hours during the day, and a slight noise increase would meet no objections, it may be advisable to replace the standard 50 CFM fan with a 115 CFM fan. The part number is 12-9403-1.

\* \* \* \* \* \* \* \*

Title	VT05	RASTER	DISPLAY	ADJUSTMENT		LA ONITOR	Tech Tip Number	VT05-TT-7
All	Pr	ocessor Ap	plicability	Author OS	I JOSBACHER	Rev		Cross Reference
Х				Approval F	RED DOLL	Date 8/2	27/73	

NOTE: Component locations are described when unit is viewed from the front of the VTO5. An oscilloscope should be available for the following adjustments. Throughout the following procedure stay clear of the (toroid) flyback transformer and HIGH VOLTAGE CRT (cathode ray tube) connection.

### 73 VOLT REGULATOR ADJUSTMENT

Connect probe to the lower end of R79, a square shaped resistor of 10 watts. 105 ohms (in some units 150 ohms), which is mounted on the upper right side of the chassis. Adjust pot R74 (73V. REG. located on the front, right side of the printed circuit board) to 73 volts.

### 2. VIDEO BIAS ADJUSTMENT

Connect probe to wire wrap pin 7 of adjust bias pot R10 (located under adjust bias pot R10 (located under adjustment for best (even) display the focus adjustment.

3. FOCUS ADJUSTMENTS (DOT SIZE AN FOR focus adjustment use pattern F (on the left rear of P.C. board) ff

4. VERTICAL SIZE (HIGHT) ADJUSTMENT Look at a full screen of character rear of the P.C. board) for a high of characters. If linearity is ba

5. VERTICAL LINEARITY ADJUSTMENT Connect probe to wire wrap pin 7 on right side of printed circuit board and adjust bias pot R10 (located under the neck of the CRT) for a voltage of around 25 to 28 volts. Then, examining a full screen of E's, do final adjustment for best (even) display of the characters, similar to that of

FOCUS ADJUSTMENTS (DOT SIZE AND SHAPE)

For focus adjustment use pattern B of VT05 diagnostic and set focus pot R17 (on the left rear of P.C. board) for best overall focus.

4. VERTICAL SIZE (HIGHT) ADJUSTMENT

Look at a full screen of characters and adjust R65 (located in the center rear of the P.C. board) for a hight of 6%" ± %" (16 cm ± 0.6 cm) for 20 lines of characters. If linearity is bad do the following adjustment first.

Turn-on VT05 test pattern (switch Sl on VT05 Bus Board). Check for vertical linearity. If necessary adjust R59 (located forward from vertical size pot). Recheck vertical size again (step 4 of this procedure).

PAGE 880 PAGE REVISION PUBLICATION DATE

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit 🔀 16 Bit 🔀 18 Bit 🗵 36 Bit 🗵	VT05

Title V	T05 RASTER DISPLAY	ADJUSTMENT FOR MOTOROLA MONITOR	Tech T Numbe	VT05-TT-7
All	Processor Applicability	Author OSI JOSBACHER	Rev	Cross Reference
x I		Approval FRED DOLL Date	8/27/73	

### 6. WIDTH ADJUSTMENT

Set up display as in step 4 (vertical size adj.). Adjust Ll (the coil in the square shaped can in the center left of the P.C. board) to spread lines of 72 characters over 8" ± ½" (20.4 cm ± 0.6 cm) width across the screen.

NOTE: For adjustment 6 and 7 use a non-metallic hexagon calibration tool. The two adjustments are interactive, therefore, re-check the other when one is done.

### HORIZONTAL LINEARITY ADJUSTMENT

Look for proportional length of all bars on letter E displayed across the screen. Adjust coil L3 diagonally mounted on left side of chassis.

Re-check with various other characters displayed.

### 8. DISPLAY CENTERING ADJUSTMENT

(Refer to A.2.2 page A-5 of the addendum to Volume 1 of the VT05 Alphanumeric Display Terminal, Maintenance Manual).

- a) Position the deflection yoke as far forward as possible against the flare on the neck of the CRT, and turn left or right as required to level the displayed lines.
- b) Turn-on VT05 test pattern (switch SI on VT05 Bus Board).
- c) Turn-up brightness to the point where the raster becomes visible.
- d) Rotate the two beam-centering ring magnets (located on the yoke collar), individually or together, until the displayed raster (not the text) is centered.
- e) Re-check step 3 through 7.

# **COMPANY CONFIDENTIAL**

PAGE 881 PAGE REVISION PUBLICATION DATE

Title	FOAM STRIP ON ALL MON	Tech Tip VT05-TT-8 Number	
All	Processor Applicability	Author OSI JOSBACHER Rev	Cross Reference
х		Approval FRED DOLL Date 8/2	7/73

When replacing a Raster Display (Monitor) be sure to remove the foam rubber strip from the rear cross member of the chassis of the used display and stick it on to the new display. All monitors must have the foam strip for the Modules to rest on.

If for some reason a new foam strip should be required order 11 1/2 inches (29 cm) of foam rubber P.N. 90-08214 or a multiple there of to be prepared for future needs. If you wish to purchase the strip locally look for 11 1/2 inches long, 3/4 inches (2cm) wide and between 1/2 to 1 inch (1.3 to 2.6 cm) thick foam.

Title	ON MOTOROLA MONITORS Number					
All	Processor Applicability	Author OSI JOSBACHER Rev	Cross Reference			
X		Approval FRED DOLL Date 11/29/73				

B + regulator instability and/or VERTICAL JITTER which usually occurs on the bottom half of the screen and affects the horizontal raster lines may be caused by poor contact inside the REG. ADJ. potentiometer R74 or the VERTICAL SIZE potentiometer R65.

Poor contact is caused by flux which gets inside the pots during wave soldering at Motorola or it may be caused by a cleaner - lubricant used by Motorola to clean out the flux after soldering. The problem shows up intermittently and can frequently be corrected by the user tapping the VTO5 shell. It may not re-occur for days or even weeks.

Motorola has corrected this problem at their end by sealing off the holes in the P.C. board before the wave soldering process.

To cure the problem at our end spray "MILLER STEPHENSON'S MS160" solvent DEC part number 29-20985 through the rectangular opening on the top of the potentiometer using an extension nozzle with its end cut to a wedge like tip. Flush the inside of the potentiometer real well and work the control several times through its full range. Repeat the whole process once or twice and readjust the control for proper VERTICAL SIZE or REGULATOR ADJUSTMENT, whichever applies.

 $\underline{\text{NOTE:}}$  Disconnect the VTO5 from AC power when cleaning the pot(s), and do not use any substitute to MS160, if you would you are bound to have re-calls possibly only after 2 or 3 weeks.

d i g i	t a	
---------	-----	--

# FIELD SERVICE TECHNICAL MANUAL

Option or Designator

12 Bit X 16 Bit X 18 Bit X 36 Bit X

VT05

Title	NON COMPATIBLE KEY	Tech Tip Number VT05-TT-10	
All	Processor Applicability	Author Osi Josbacher Rev	Cross Reference
x		Approval Fred Doll Date 1/7/	774

Bad ROM's on keyboards below revision F can only be replaced with one made by GI (General Instrument Company). The GI part number is AY5-2376-0017. The DEC part number (21-11047) is also used for ROM's made by SMC which don't work on older keyboards.

Title	LONGER SCREWS FOR V	ip rVT05-TT-11		
All	Processor Applicability	Author Bill Conners	Rev	Cross Reference
A		Approval Fred Doll	Date 1/18/74	

The 1/4" x 20 x 3/8" nylon screws used as fastener for the feet on the VT05 are too short to reach the recessed threads in the new plastic base castings. The specifications for the screw have been changed and in the future if you order screws using the original part number 12-10582, you will receive the new longer size (1/4" x 20 x 3/4").

			_	_
6 1	a :	H	а	П
	g i	-	а	Ш

# FIFI D SERVICE TECHNICAL MANUAL

Option or Designator VTO6

12 Pi+		16 Bit	(V)	18 Rit	$\Box$	36 Bit	7
12 Bit	X.	10 Dir	ZJ 1	10 DIL	$\cup$	30 510	_

Title	VT06 - MODEM COMPA	TIBILITY PROBLEM		Numbe	T VT06-TT-1
All	Processor Applicability	Author W. Freeman	Rev	0	Cross Reference
۱,"۱		Approval W. Cummins	Date		

Care must be taken when installing a VT06 to a modem other than a Bell 103A. In particular, terminals 11 and 12 of the VT06 are used for Reverse Channel Transmitted Data and Reverse Channel Receive Data respectively. In a 103F these terminals are used for Originate Mode and Local Mode respectively. Therefore, the VT06 will not operate on a 103F without removing the wires attached to pins 11 and 12 in the cable. Other problems may exist with different modems It would be wise to check the terminal connections of the modem with that of VT06 (in users manual, page 31) to assure no mating connections will cause a problem.

Title	7T06-Cabling		Tech Ti Numbe	VT06-TT-2
All	Processor Applicability	Author	Rev <sub>0</sub>	Cross Reference
\ \ x		Approval H. Long	Date 08/02/72	

There have been some cabling problems encountered during installation of VT06's to DC02's and DP12's. Hopefully, the information given below will help iron out the difficulties.

- A BC01A is the cable intended for use with a modem or null 1. modem. It should come wired with the TRANSMIT and REC lines crossed over. These lines will be crossed again internally in the modem so that they end up correctly at the VT06.
- A BC01J should not have the TRANSMIT and REC lines crossed. 2. It is intended for use without a modem or null modem. Apparently, some have gotten into the field wired like a BCOlA. Make this correction by switching the wires on pins 2 and 3 at either the paddle board or the cinch connector, so that the lines run straight through.
- H312 null modems may still be on the drawing board and therefore 3. not available immediately. The idea of a null modem is to facilitate switching from the VTO6 to a data phone hookup with out having to change cables. If a data phone hookup is not likely to be used, then a BCOlJ should be connected directly to the terminals extender cable.
- Some of the extender cables for the VT06 have been found to lack the run from J9 pin 20 to pin 1 of the cinch (Data Terminal Ready). If it is necessary, the connection can be made with one of the unused wires in the cable.

Title	VT06 Cabling (	continued)	Tech T	
All .	Processor Applicability	Author	Rev 0	Cross Reference
لعا		Approval H. Long	Date 8/2/72	

 For checking any hookup, continuity should be established between the points listed in the following chart.

VTØ6	J9		SPLIT Pins on M85Ø
Data terminal ready Xmitted Data Received Data	20 2 3	to to	1 (+5) 2 (REC) 3 (Transmit)
GRD	1&7	to	4 (N.C.) 5 GRD

Title	VT06 Keyboard Swite	Tech Tip Number					
All .	Processor Applicability	Author	R.	Boehm	Rev	0	Cross Reference
х		Approval	W.	Cummins	Date 10/2	0/72	

The VT06 was manufactured with two different keyboards. One keyboard has round switches with the vendor part number KB-01-01 (made by GRI) on the switch. This cross references to DEC part number 29-16904. The other type keyboard has square switches with no number on the switch. The vendor part number for this switch is 29-10 (made by CTC) which cross-references to DEC part number 29-20171.

Round Switch - Part Number 29-16994 Square Switch- Part number 29-20171

digital	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
	12 Bit 🕠 16 Bit 💢 18 Bit 🗌 36 Bit 🗌	VT 2 0
Title M7008	FCO#3	Tech Tip

Title	M7008 ECC	# 3			Tech Ti Numbe	
All	Processor Applica	bility	Author John Gleeson	Rev	0	Cross Reference
1 1	81s		Approval George Chaisson	1/16	/74	

This ECO will include, as one of the changes, removal of the "blinking" feature of the cursor. This apparently causes user problems while in the "Cursor Move" mode. It is not of a sufficiently troublesome nature to warrant retro-fitting; the problem will be corrected if the M7908 is replaced by an E Rev board during a service call. However, if one VT20 at a site is fixed, the customer may ask that all his VT20's have the problem corrected. If this happens, this portion of the ECO can be installed very simply, as follows -

- a. Cut the etch to E80 pin 1.
- b. Wire Pins 1 and 2 of E80 together.

			FI	ELD	SE	RVIC	E TE	CH	NIC	AL	MA	AUA	ıL.	Op	tion o	Desig	nator
d i	g i	t a l	_		$\overline{}$	40.0		1 46	Bit	$\overline{a}$	26	Bit 1	$\dashv$		W07	6	
			12	Bit	tr	16 Bi	* <u> </u>	110	DIL	<u> </u>	.30	Dit (					
Title	TI	ELETYP	E CO	NNE	CTOR	W076								ch Tip mber	W07	6 TT:	<b>‡</b> 1
All	Pı	ocessor	Applic	abilit	y	Autho	or					Rev	0		Cro	ss Refe	erence
A"	8 1 18	31	1	1	1	Appro	oval W.	Cu	mmir	ıs	Date	7-	31-7	2			
	- 1	1	1	-		-						() 03	大 Y	5 ) ^_	M707	,	
C C	TERMI ONNEC ITERNI TELET	TIONS AL TO										! ! !	干	· 1/	20 ohm /4 watt		
						T	0 "-15V	n- T	)			i	=	•			AV2
ASR KSR	ASR KSR	DEC					о "то (	- 1		ials on In Tele							1
33	35	COLOR		1			3 10 (	ر، د	,		.,,,,	Г		О А	+5V		Oma into elector
		blue	RELAY	-,	+				1		1	$\dashv$		ф в	~15V		nagnet driver
6	8	yellow		- 6 0		F		R3 *			Ť	Ť	C7	<u> </u>	GND	<u>_</u>	1
۰		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Select		anet Dr	iver cire	cuit	-000	*	D6	Į.,	, ‡	C6	•			1
7	7	black		70	7				1		1	+		О н			
		orange	RELAY	᠇ᢧᢆ⊸								1		M	REAL	ER R	JN
									₹	D5					-10	ana gro	und level
														О А	45V		
		1						₹R2		R4							
4	5	red		(40-		_ö		<del>-</del>		-W	1	1		O E		GND LE	
		CONT	ACTOR	) A	eader cor	/Keybo	nd	± <u>1</u> .,	,		<b>T</b> 04	' 卞	C5		GND	- Reade	r/Keyboa ≀in
3	6	gray		١		p dist	ributor	1_							GND		
-	•	gray	_	1				Į	L	03	_			в	~ 15.V		
4	1	1		1	١.		.DI	-≩RI	D2		卡	2					
no	t used	1	-	30V O	+	-ö	-14	-	-					o v	-30V		
					***	ren split n WO74	lugs 6										
		* R	3 .cha	nged 1	to 820	ohm 1	/2 watt	20%	•							1	2187
						*	R3 R4				RE	S. 75C	1/2W	0% CC		130	354
							R2 RI				RE	S, IK	2W 5	% CC		130	1984
						1	D4 D1,D2,D3	25.20			DIC	DE DE	64			1.10	3309
							C2 - C7	יטיינייי			CA	P. OIM	FD 100	V 20% 10% F	DISC	100	1610
							CI				PA	P. IMFI RTS L	IST		OIL	A-PL-W	076-0-0
							REFE	RENCE	DESIGN	ATION		ARTS	DESCR	PTION		i PAF	T NO.
							CONVERSI	ON CHA		arar	15.35.31	163	ITLE	TEI	ETY	PE	
				D664	1143	EIA 1606	DEC	+-				33		ONNE	CTO	R WO7	'6
				.0671	IN3	1653		+		CORP	ORAT	ION	B CS	W076			A
				=				上		444440.	MASSACHE		RINTED CI	RCUIT REV	B		1111
	PA	GE 88	9	PAG	E RE	VISION	V A		PUB	LICA	TION	DAT	E	July	197	2	

Title	Title New Teletype Connector Module for Compatability   Tech Tip   Number   W076-TT-2					
All	Processor Applicability	Author ]	B. Harrigan R	<b>₩</b> 0	Cross Reference	
<u></u>		Approvat V	W. Cummins Date 7	-31-72	LT33 & LT35	

A W076, revision "D", connector module, has been designed to accomodate both positive and negative logic and Teletypes equipped with this new module will be interchangable throughout the PDP-8. 9 and 12 families.

Formerly, a W070 was required for operating a Teletype with a PDP-8, 8S, or PDP-9; PDP-8I and 8L have utilized earlier revisions of the W076.

A TELETYPE WITH THE W076 D SHOULD NOT BE CONNECTED TO A PDP-8 UNTIL THE IMPLEMENTATION OF ECO 8M-00004 IS ASSURED.

IF A CHAIN OF GROUNDS IS PRESENT IN THE PDP-8 MEMORY WING. THE W076 D WILL BE SHORT CIRCUITED AND DAMAGED WHEN POWER IS APPLIED.

The "ADD/DELETE" list for ECO 8M-00004 is as follows:

Delete MF30C to MF30F Delete MF30L to MF30N Delete MF30F to MF30J Delete MF30J to MF30T.

Delete MF30N to MF30R Delete MF30R to MF30U

The removal of these grounds, if they are present, will eliminate the problem and proper operation may be expected.

Title	NEW TELETYPE CONNEC	TOR MODULE FOR COMPATABILITY	Tech Tip Number W076-TT-3
All	Processor Applicability	Author Steve Lamotte Rev	A Cross Reference
х		Approval H. Long Date 09/1	14/72

A W076, Revision "D", connector module has been designed to accomodate both positive and negative logic, and Teletypes equipped with this new module will be interchangeable throughout the PDP-8, 9 and 12 families.

Formerly, W070 was required for operating a Teletype with a PDP-8, 8S, Linc-8, or PDP-9; PDP-8I or 8L have utilized earlier revisions of the W076.

If a chain of grounds is present in the PDP-8 memory wing, the W076 D will be shot circuited and damaged when power is applied.

The following list of deletes will correct this situation. Incorporate this change only if a W076D is to be used.

Deletes:

MF30C - MF30F MF30F - MF30J MF30J - MF30L MF30L - MF30N MF30N - MF30P MF30R - MF30U

Page 890

digital	FIELD SERVICE TECHNICAL MANUA	Option or Designator
	12 Bit X 16 Bit X 18 Bit X 36 Bit [	W406

Title	USING BW406 MODULE		Tech T Numbe	
All	Processor Applicability	Author L. Goelz	Rev <sub>Ø</sub>	Cross Reference
	8 11 15	Approval G Chaisson	Date 2/1/74	BW406 TT#1

Reference purposes only.

	FIELD SERVICE TECHNICAL MANUAL	Option or Designator
digital	12 Bit	W 750
Titla	[T	ech Tip

Tit	le	W	750 JL	IMPERS	& REVISIONS		Number	W750-TT-1
AI	1	Processo	r Applica	bility	Author W. Freeman	Rev	ø	Cross Reference
~	8		1 1		Approval W Cummins	Date 11/15	/73	

The W750 Teletype Line Unit module has been modified several times, resulting in revision "B" not being interchangable within a 689 option in certain applications.

### W750 REVISIONS

SCHEMATIC	ETCH	MODIFICATION
ø	A	-
A	В	Filter modified
В	В	R6 removed
С	D	Direct, noninverting, nonfiltering input added

Only etch revision "D" modules are now being sold and modules which come to the factory for repair are not being updated. Therefore, a mixture of various revision W750's will be found to be in the field.

An etch revision "A" or "D" is required when the customer application dictates a noninverting, nonfiltered input to pin H; an etch revision "B" will not operate in that application unless modified with jumper #3 (from diagram on next page) which will effectively alter the board to etch revision "D" level.

# W750 JUMPERING CONSIDERATIONS IN 689 OPTIONS

The two possible states of a communications line are referred to as "marking" and "spacing". One problem area in the use of these terms is that any two differing voltage levels may be used and customer requirements will determine which voltage levels are to be used and how marking and spacing will be defined in the particular system. EIA Standard RS-232-B defines "marking" as a binary 1, a voltage equal to, or more negative than -3 vdc; "spacing" is defined as a binary \$\mathscr{g}\$, a voltage of +3 vdc or greater.

PAGE	893	PAGE REVISION	a	PUBLICATION DATE	May	1974

THE PERSONAL PROPERTY.
_
-
8
=
9
_

Title	W750 JUMPERS & R	EVISIONS (cont.)	Tech T Numbe	
All	Processor Applicability	Author W. Freeman	Rev 0	Cross Reference
		Approval W Cummins	Date 11/15/73	


The chart below indicates the jumpering necessary to adapt a W750 to specified input and output requirements. It should be noted that the W750 levels do not conform to EIA Standard RS-232-B.

### INPUTS

W750 JUMPER	VOLTAGE POLARITY	JUMPER DEFINED	COMMENTS & APPLICATIONS	
1	Ground at Pin H	Lug at pin H to lug at junction of R2 (1500 ohm) and diode Dl	Inverted input to "Line Mux Out" (most likely to be used most often)	
2	-3 vdc at Pin H	Lug at pin H to lug at R1 (300 ohms)	Noninverted, filtered input to "Line Mux Out"	
3 -3 vdc at Pin H				

### OUTPUTS

W750 JUMPER	VOLTAGE POLARITY	JUMPER DEFINED	COMMENTS & APPLICATIONS
4	Ground at Pin U	Lug at pin M to lug at pin N	Noninverted (most likely to be used most often)
5	-3 vdc at Pin U	Lug at pin L to lug at pin N	Inverted



d   i g   i t a	
12 Bit (X) 16 Bit ( ) 36 Bit ( )	

Ti	tle	W968 Collage Mo					ounting Boards		Tech Ti Numbe	ip w968 TT-1 r
	.11	Proc	essor A	pplical	bility		Author W.J. Moroney	Rev	ø	Cross Reference
1	8E	:		1		l	Approval W.E. Cummins Date	7-:	31-72	

W968 collage mounting boards are not interchangeable with W967/W966 collage boards. The W967/W966 was designed specifically for the 8E. W967/W966's have their pin DA2 in contact with the 8E 15V bus while W968's use +5 volts on pin DA-2.

Title PDP-8/E XY8E Plotter Tech Tip XY8I Number												ip XY8E TT-1 r	
All	Pro	Processor Applicability					Author	Bill	Moroney		Rev	ø	Cross Reference
	8E	3					Approval	W.E.	. Cummins Date 7-		31-72		

Sales literature has erroneously called out 25 foot cables as standard with the XYBE plotter. Twenty-five (25) foot cable is a special and must be ordered as such if required. Twelve (12) foot cable is the standard. 8E marketing is taking steps to notify the field of this problem through sales and marketing channels.

Twenty-five (25) foot cable must be twisted pair. The 12 foot cable is straight, 10 conductor standard wire in a round case.

